DataSheetAll » Manufacturer » Analog Devices, Inc. » ADSP-21487 Datasheet
ADSP-21487 Datasheet

ADSP-21487 Datasheet

High Performance Fourth Generation DSP
Part No.: ADSP-21487
Page: 71 Pages
Size: 1862 KB
Manufacturer: Analog Devices, Inc.
Logo:
Views: 1
Update Time: 2023-12-22 10:17:04
DataSheet: Download

ADSP-21487 Datasheet Applicable Part

Part No. Packing SPQ Marking MSL Pins Temp Range Package Description Buy
ADSP-21487KCPZ-4 Tray     3 88 0°C ~ 115°C 88-Lead LFCSP_VQ  
ADSP-21487KSWZ-2B Tray     3 176 0°C ~ 110°C 176-Lead LQFP_EP  
ADSP-21487KSWZ-2BB Tray     3 176 0°C ~ 110°C 176-Lead LQFP_EP  
ADSP-21487KSWZ-3B Tray     3 176 0°C ~ 110°C 176-Lead LQFP_EP  
ADSP-21487KSWZ-3BB Tray     3 176 0°C ~ 110°C 176-Lead LQFP_EP  
ADSP-21487KSWZ-4B Tray     3 176 0°C ~ 110°C 176-Lead LQFP_EP  
ADSP-21487KSWZ-4BB Tray     3 176 0°C ~ 110°C 176-Lead LQFP_EP  
ADSP-21487KSWZ-5B Tray     3 176 0°C ~ 115°C 176-Lead LQFP_EP  
ADSP-21487KSWZ-5BB Tray     3 176 0°C ~ 115°C 176-Lead LQFP_EP  
ADSP21487KSWZ5BBRL Tray     3 176 0°C ~ 115°C 176-Lead LQFP_EP  
SPQ:Standard Pack Quantity;MSL:Moisture Sensitivity Level

ADSP-21487 Datasheet(PDF)

ADSP-21487 Datasheet(Picture)

ADSP-21487 Features

  • 450 MHz core clock speed
  • 5 Mbits of on-chip RAM
  • 4 Mbits of on-chip ROM with industry standard audio decoders
  • FIR, IIR, and FFT accelerators
  • 16-bit wide SDR SDRAM external memory interface
  • Digital Applications Interface (DAI) enabling user-definable access to peripherals including an S/P DIF Tx/Rx, and 8-channel asynchronous sample rate converter
  • Fully enhanced DMA engine including scatter/gather DMA, delay line DMA
  • 8 serial ports (SPORTs) supporting I2S, left-justified sample pair, and TDM modes
  • 2 SPI-compatible ports supporting master and slave modes
  • UART and Two-Wire Interface
  • 16 Pulse Width Modulation (PWM) channels
  • 3 full-featured timers
  • 176 ld LQFP EPAD, 100 ld LQFP EPAD and 88 ld LFCSP package options
  • Commercial temperature range

ADSP-21487 Description

The fourth generation of SHARC® Processors now includes the ADSP-21487 and offers increased performance, hardware-based filter accelerators, audio and application-focused peripherals, and new memory configurations capable of supporting the latest surround-sound decoder algorithms. All devices are pin-compatible with each other and completely code-compatible with all prior SHARC Processors. These newest members of the fourth generation SHARC Processor family are based on a single-instruction, multiple-data (SIMD) core, which supports both 32-bit fixed-point and 32-/40-bit floating-point arithmetic formats making them particularly suitable for high-performance audio applications.

The ADSP-21487 offers the highest performance–450 MHz/2700 MFLOPs–in an LQFP package within the fourth generation SHARC Processor family. This level of performance makes the ADSP-21487 particularly well suited to address the consumer audio segment. In addition to its high core performance, the ADSP-21487 includes additional processing blocks such as FIR, IIR, and FFT accelerators to increase the total performance of the system. There is a new feature called Variable Instruction Set Architecture (VISA) that allows the code size to be decreased by 20% to 30% and increase the memory size availability. The fourth generation DSP allows the ability to connect to external memory by providing a glueless interface to 16-bit wide SDR SDRAMs.

Fourth-generation SHARC Processors also integrate application-specific peripherals designed to simplify hardware design, minimize design risks, and ultimately reduce time to market. Grouped together, and broadly named the Digital Applications Interface (DAI), these functional blocks may be connected to each other or to external pins via the software-programmable Signal Routing Unit (SRU). The SRU is an innovative architectural feature that enables complete and flexible routing amongst DAI blocks. Peripherals connected through the SRU include but are not limited to serial ports, IDP, S/PDIF Tx/Rx, and an 8-Channel asynchronous sample rate converter block. The fourth generation SHARC allows data from the serial ports to be directly transferred to external memory by the DMA controller. Other peripherals such as SPI, UART and Two-Wire Interface are routed through a Digital Peripheral Interface (DPI).

ADSP-21487 Datasheet Related Parts

About DataSheetAll|Contact Us|Privacy Policy|Manufacturer List|Sitemap|XML|TXT
CopyRight © 2024 DataSheetAll(datasheetall.com)