

### SHARC Processor

### ADSP-21487

### <span id="page-0-0"></span>**FEATURES**

**High performance 32-bit/40-bit floating-point processor optimized for high performance audio processing**

- **Single-instruction, multiple-data (SIMD) computational architecture**
- **On-chip memory—5 Mbits on-chip RAM, 4 Mbits on-chip ROM**

**Up to 450 MHz operating frequency**

**Code compatible with all other members of the SHARC family**

**The ADSP-2148x processors are available with unique audiocentric peripherals, such as the digital applications interface, serial ports, precision clock generators, S/PDIF transceiver, asynchronous sample rate converters, input data port, and more**

**For complete ordering information, see [Ordering Guide on](#page-69-0)  [Page 70](#page-69-0)**

**AEC-Q100 qualified for automotive applications**



Figure 1. Functional Block Diagram

<span id="page-0-1"></span>SHARC and the SHARC logo are registered trademarks of Analog Devices, Inc.

#### **Rev. H Document Feedback**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.**

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A.** ©2020 Analog Devices, Inc. All rights reserved. **Technical Support www.analog.com**

### <span id="page-1-0"></span>TABLE OF CONTENTS



### <span id="page-1-1"></span>**REVISION HISTORY**

### **2/2020—Rev. G to Rev. H**





### <span id="page-2-0"></span>GENERAL DESCRIPTION

The ADSP-2148x  $\operatorname{SHARC}^{\circledR}$  processors are members of the SIMD SHARC family of DSPs that feature Analog Devices' Super Harvard Architecture. The processors are source code compatible with the ADSP-2126x, ADSP-2136x, ADSP-2137x, ADSP-2146x, ADSP-2147x and ADSP-2116x DSPs, as well as with first generation ADSP-2106x SHARC processors in SISD (single-instruction, single-data) mode. The ADSP-2148x processors are 32-bit/40-bit floating point processors optimized for high performance audio applications with large on-chip SRAM, multiple internal buses to eliminate I/O bottlenecks, and an innovative digital applications interface (DAI).

[Table 1](#page-2-1) shows performance benchmarks for the ADSP-2148x processors. [Table 2](#page-2-2) shows the features of the individual product offerings.

### <span id="page-2-1"></span>**Table 1. Processor Benchmarks**



<sup>1</sup> Assumes two files in multichannel SIMD mode



#### <span id="page-2-2"></span>**Table 2. ADSP-2148x Family Features**

<sup>1</sup> See [Ordering Guide on Page 70](#page-69-0).

<span id="page-2-3"></span><sup>3</sup>The 100-lead and 88-lead packages do not contain an external port. The SDRAM controller pins must be disabled when using this package. For more information, see Pin [Function Descriptions on Page 14.](#page-13-0) The ADSP-21486 processor in the 176-lead package also does not contain a SDRAM controller. [For more information, see 176-Lead LQFP\\_EP](#page-61-0)  [Lead Assignment on page 62.](#page-61-0)

<sup>4</sup> Some models have –140 dB performance. [For more information, see Ordering Guide on page 70.](#page-69-0)

<span id="page-2-4"></span><sup>5</sup>Only available up to 400 MHz. See [Ordering Guide on Page 70](#page-69-0) for details.

<sup>&</sup>lt;sup>2</sup>ROM is factory programmed with latest multichannel audio decoding and post-processing algorithms from Dolby® Labs and DTS®. Decoder/post-processor algorithm combination support varies depending upon the chip version and the system configurations. Visit www.analog.com for complete information.

The diagram [on Page 1](#page-0-1) shows the two clock domains that make up the ADSP-2148x processors. The core clock domain contains the following features:

- Two processing elements (PEx, PEy), each of which comprises an ALU, multiplier, shifter, and data register file
- Data address generators (DAG1, DAG2)
- Program sequencer with instruction cache
- PM and DM buses capable of supporting 2x64-bit data transfers between memory and the core at every core processor cycle
- One periodic interval timer with pinout
- On-chip SRAM (5 Mbit) and mask-programmable ROM (4 Mbit)
- JTAG test access port for emulation and boundary scan. The JTAG provides software debug through user breakpoints which allows flexible exception handling.

The block diagram of the ADSP-2148x [on Page 1](#page-0-1) also shows the peripheral clock domain (also known as the I/O processor) which contains the following features:

- IOD0 (peripheral DMA) and IOD1 (external port DMA) buses for 32-bit data transfers
- Peripheral and external port buses for core connection
- External port with an AMI and SDRAM controller
- 4 units for PWM control
- 1 memory-to-memory (MTM) unit for internal-to-internal memory transfers
- Digital applications interface that includes four precision clock generators (PCG), an input data port (IDP/PDAP) for serial and parallel interconnects, an S/PDIF receiver/transmitter, four asynchronous sample rate converters, eight serial ports, and a flexible signal routing unit (DAI SRU).
- Digital peripheral interface that includes two timers, a 2-wire interface (TWI), one UART, two serial peripheral interfaces (SPI), 2 precision clock generators (PCG), pulse width modulation (PWM), and a flexible signal routing unit (DPI SRU2).

As shown in the SHARC core block diagram [on Page 5](#page-4-0), the processor uses two computational units to deliver a significant performance increase over the previous SHARC processors on a range of DSP algorithms. With its SIMD computational hardware, the processors can perform 2.7 GFLOPS running at 450 MHz.

### <span id="page-3-0"></span>**FAMILY CORE ARCHITECTURE**

The ADSP-2148x is code compatible at the assembly level with the ADSP-2147x, ADSP-2146x, ADSP-2137x, ADSP-2136x, ADSP-2126x, ADSP-21160, and ADSP-21161, and with the first generation ADSP-2106x SHARC processors. The ADSP-2148x shares architectural features with the ADSP-2126x, ADSP-2136x, ADSP-2137x, ADSP-2146x and ADSP-2116x SIMD SHARC processors, as shown in [Figure 2](#page-4-0) and detailed in the following sections.

### **SIMD Computational Engine**

The ADSP-2148x contains two computational processing elements that operate as a single-instruction, multiple-data (SIMD) engine. The processing elements are referred to as PEX and PEY and each contains an ALU, multiplier, shifter, and register file. PEx is always active, and PEy may be enabled by setting the PEYEN mode bit in the MODE1 register. SIMD mode allows the processor to execute the same instruction in both processing elements, but each processing element operates on different data. This architecture is efficient at executing math intensive DSP algorithms.

SIMD mode also affects the way data is transferred between memory and the processing elements because twice the data bandwidth is required to sustain computational operation in the processing elements. Therefore, entering SIMD mode also doubles the bandwidth between memory and the processing elements. When using the DAGs to transfer data in SIMD mode, two data values are transferred with each memory or register file access.

### **Independent, Parallel Computation Units**

Within each processing element is a set of computational units. The computational units consist of an arithmetic/logic unit (ALU), multiplier, and shifter. These units perform all operations in a single cycle and are arranged in parallel, maximizing computational throughput. Single multifunction instructions execute parallel ALU and multiplier operations. In SIMD mode, the parallel ALU and multiplier operations occur in both processing elements. These computation units support IEEE 32-bit single-precision floating-point, 40-bit extended precision floating-point, and 32-bit fixed-point data formats.

### **Timer**

The processor contains a core timer that can generate periodic software interrupts. The core timer can be configured to use FLAG3 as a timer expired signal.

### **Data Register File**

Each processing element contains a general-purpose data register file. The register files transfer data between the computation units and the data buses, and store intermediate results. These 10-port, 32-register (16 primary, 16 secondary) register files, combined with the processor's enhanced Harvard architecture, allow unconstrained data flow between computation units and internal memory. The registers in PEX are referred to as R0–R15 and in PEY as S0–S15.

### **Context Switch**

Many of the processor's registers have secondary registers that can be activated during interrupt servicing for a fast context switch. The data registers in the register file, the DAG registers, and the multiplier result registers all have secondary registers. The primary registers are active at reset, while the secondary registers are activated by control bits in a mode control register.



Figure 2. SHARC Core Block Diagram

### <span id="page-4-0"></span>**Universal Registers**

These registers can be used for general-purpose tasks. The USTAT (4) registers allow easy bit manipulations (Set, Clear, Toggle, Test, XOR) for all peripheral registers (control/status).

The data bus exchange register (PX) permits data to be passed between the 64-bit PM data bus and the 64-bit DM data bus, or between the 40-bit register file and the PM/DM data bus. These registers contain hardware to handle the data width difference.

#### **Single-Cycle Fetch of Instruction and Four Operands**

The ADSP-2148x features an enhanced Harvard architecture in which the data memory (DM) bus transfers data and the program memory (PM) bus transfers both instructions and data. With the its separate program and data memory buses and onchip instruction cache, the processor can simultaneously fetch four operands (two over each data bus) and one instruction (from the cache), all in a single cycle.

#### **Instruction Cache**

The processor includes an on-chip instruction cache that enables three-bus operation for fetching an instruction and four data values. The cache is selective—only the instructions whose

fetches conflict with PM bus data accesses are cached. This cache allows full speed execution of core, looped operations such as digital filter multiply-accumulates, and FFT butterfly processing.

#### **Data Address Generators With Zero-Overhead Hardware Circular Buffer Support**

The two data address generators (DAGs) are used for indirect addressing and implementing circular data buffers in hardware. Circular buffers allow efficient programming of delay lines and other data structures required in digital signal processing, and are commonly used in digital filters and Fourier transforms. The two DAGs contain sufficient registers to allow the creation of up to 32 circular buffers (16 primary register sets, 16 secondary). The DAGs automatically handle address pointer wraparound, reduce overhead, increase performance, and simplify implementation. Circular buffers can start and end at any memory location.

#### **Flexible Instruction Set**

The 48-bit instruction word accommodates a variety of parallel operations, for concise programming. For example, the processor can conditionally execute a multiply, an add, and a

subtract in both processing elements while branching and fetching up to four 32-bit values from memory, all in a single instruction.

### **Variable Instruction Set Architecture (VISA)**

In addition to supporting the standard 48-bit instructions from previous SHARC processors, the ADSP-2148x supports new instructions of 16 and 32 bits. This feature, called Variable Instruction Set Architecture (VISA), drops redundant/unused bits within the 48-bit instruction to create more efficient and compact code. The program sequencer supports fetching these 16-bit and 32-bit instructions from both internal and external

SDRAM memory. This support is not extended to the asynchronous memory interface (AMI). Source modules need to be built using the VISA option, in order to allow code generation tools to create these more efficient opcodes.

### **On-Chip Memory**

The ADSP-21483 and the ADSP-21488 processors contain 3 Mbits of internal RAM [\(Table 3](#page-5-0)) and the ADSP-21486, ADSP-21487, and ADSP-21489 processors contain 5 Mbits of internal RAM [\(Table 4](#page-6-1)). Each memory block supports singlecycle, independent accesses by the core processor and I/O processor.



<span id="page-5-0"></span>**Table 3. Internal Memory Space (3 MBits—ADSP-21483/ADSP-21488)<sup>1</sup>**

<sup>1</sup> Some ADSP-2148x processors include a customer-definable ROM block. ROM addresses on these models are not reserved as shown in this table. Contact your Analog Devices sales representative for additional details.

The processor's SRAM can be configured as a maximum of 160k words of 32-bit data, 320k words of 16-bit data, 106.7k words of 48-bit instructions (or 40-bit data), or combinations of different word sizes up to 5 megabits. All of the memory can be accessed as 16-bit, 32-bit, 48-bit, or 64-bit words. A 16-bit floating-point storage format is supported that effectively doubles the amount of data that may be stored on-chip. Conversion between the 32-bit floating-point and 16-bit floating-point formats is performed in a single instruction. While each memory block can store combinations of code and data, accesses are

most efficient when one block stores data using the DM bus for transfers, and the other block stores instructions and data using the PM bus for transfers.

Using the DM bus and PM buses, with one bus dedicated to a memory block, assures single-cycle execution with two data transfers. In this case, the instruction must be available in the cache.

The memory maps in [Table 3](#page-5-0) and [Table 4](#page-6-1) display the internal memory address space of the processors. The 48-bit space section describes what this address range looks like to an

### <span id="page-6-1"></span>**Table 4. Internal Memory Space (5 MBits—ADSP-21486/ADSP-21487/ADSP-21489)<sup>1</sup>**



 $^{1}$ Some ADSP-2148x processors include a customer-definable ROM block and are not reserved as shown on this table. Contact your Analog Devices sales representative for additional details.

instruction that retrieves 48-bit memory. The 32-bit section describes what this address range looks like to an instruction that retrieves 32-bit memory.

#### **ROM Based Security**

The ADSP-2148x has a ROM security feature that provides hardware support for securing user software code by preventing unauthorized reading from the internal code. When using this feature, the processor does not boot-load any external code, executing exclusively from internal ROM. Additionally, the processor is not freely accessible via the JTAG port. Instead, a unique 64-bit key, which must be scanned in through the JTAG or Test Access Port will be assigned to each customer. The device will ignore a wrong key. Emulation features are available after the correct key is scanned.

#### **On-Chip Memory Bandwidth**

The internal memory architecture allows programs to have four accesses at the same time to any of the four blocks (assuming there are no block conflicts). The total bandwidth is realized using the DMD and PMD buses  $(2 \times 64$ -bits, CCLK speed) and the IOD0/1 buses  $(2 \times 32$ -bit, PCLK speed).

### <span id="page-6-0"></span>**FAMILY PERIPHERAL ARCHITECTURE**

The ADSP-2148x family contains a rich set of peripherals that support a wide variety of applications including high quality audio, medical imaging, communications, military, test equipment, 3D graphics, speech recognition, motor control, imaging, and other applications.

#### **External Memory**

The external port interface supports access to the external memory through core and DMA accesses. The external memory address space is divided into four banks. Any bank can be programmed as either asynchronous or synchronous memory. The external ports are comprised of the following modules.

- An Asynchronous Memory Interface which communicates with SRAM, FLASH, and other devices that meet the standard asynchronous SRAM access protocol. The AMI supports 6M words of external memory in bank 0 and 8M words of external memory in bank 1, bank 2, and bank 3.
- A SDRAM controller that supports a glueless interface with any of the standard SDRAMs. The SDC supports 62M words of external memory in bank 0, and 64M words of external memory in bank 1, bank 2, and bank 3. NOTE: This feature is not available on the ADSP-21486 product.

• Arbitration logic to coordinate core and DMA transfers between internal and external memory over the external port.

Non-SDRAM external memory address space is shown in [Table 5.](#page-7-0)

<span id="page-7-0"></span>



### **External Port**

The external port provides a high performance, glueless interface to a wide variety of industry-standard memory devices. The external port, available on the 176-lead LQFP, may be used to interface to synchronous and/or asynchronous memory devices through the use of its separate internal memory controllers. The first is an SDRAM controller for connection of industry-standard synchronous DRAM devices while the second is an asynchronous memory controller intended to interface to a variety of memory devices. Four memory select pins enable up to four separate devices to coexist, supporting any desired combination of synchronous and asynchronous device types.

#### **Asynchronous Memory Controller**

The asynchronous memory controller provides a configurable interface for up to four separate banks of memory or I/O devices. Each bank can be independently programmed with different timing parameters, enabling connection to a wide variety of memory devices including SRAM, flash, and EPROM, as well as I/O devices that interface with standard memory control lines. Bank 0 occupies a 6M word window and banks 1, 2, and 3 occupy a 8M word window in the processor's address space but, if not fully populated, these windows are not made contiguous by the memory controller logic.

#### **SDRAM Controller**

The SDRAM controller provides an interface of up to four separate banks of industry-standard SDRAM devices at speeds up to f<sub>SDCLK</sub>. Fully compliant with the SDRAM standard, each bank has its own memory select line  $(\overline{MS0} - \overline{MS3})$ , and can be configured to contain between 4M bytes and 256M bytes of memory. SDRAM external memory address space is shown in [Table 6.](#page-7-1) NOTE: this feature is not available on the ADSP-21486 model.

<span id="page-7-1"></span>



A set of programmable timing parameters is available to configure the SDRAM banks to support slower memory devices. Note that 32-bit wide devices are not supported on the SDRAM and AMI interfaces.

The SDRAM controller address, data, clock, and control pins can drive loads up to distributed 30 pF. For larger memory systems, the SDRAM controller external buffer timing should be selected and external buffering should be provided so that the load on the SDRAM controller pins does not exceed 30 pF.

Note that the external memory bank addresses shown are for normal-word (32-bit) accesses. If 48-bit instructions as well as 32-bit data are both placed in the same external memory bank, care must be taken while mapping them to avoid overlap.

#### **SIMD Access to External Memory**

The SDRAM controller on the processor supports SIMD access on the 64-bit EPD (external port data bus) which allows access to the complementary registers on the PEy unit in the normal word space (NW). This removes the need to explicitly access the complimentary registers when the data is in external SDRAM memory.

#### **VISA and ISA Access to External Memory**

The SDRAM controller on the ADSP-2148x processors supports VISA code operation which reduces the memory load since the VISA instructions are compressed. Moreover, bus fetching is reduced because, in the best case, one 48-bit fetch contains three valid instructions. Code execution from the traditional ISA operation is also supported. Note that code execution is only supported from bank 0 regardless of VISA/ISA. [Table 7](#page-7-2) shows the address ranges for instruction fetch in each mode.

#### <span id="page-7-2"></span>**Table 7. External Bank 0 Instruction Fetch**



#### **Pulse-Width Modulation**

The PWM module is a flexible, programmable, PWM waveform generator that can be programmed to generate the required switching patterns for various applications related to motor and engine control or audio power control. The PWM generator can generate either center-aligned or edge-aligned PWM waveforms. In addition, it can generate complementary signals on two outputs in paired mode or independent signals in nonpaired mode (applicable to a single group of four PWM waveforms).

The entire PWM module has four groups of four PWM outputs generating 16 PWM outputs in total. Each PWM group produces two pairs of PWM signals on the four PWM outputs.

The PWM generator is capable of operating in two distinct modes while generating center-aligned PWM waveforms: single-update mode or double-update mode. In single-update mode the duty cycle values are programmable only once per PWM period. This results in PWM patterns that are symmetrical about the midpoint of the PWM period. In double-update mode, a second updating of the PWM registers is implemented at the midpoint of the PWM period. In this mode, it is possible to produce asymmetrical PWM patterns that produce lower harmonic distortion in three-phase PWM inverters.

PWM signals can be mapped to the external port address lines or to the DPI pins.

### **MediaLB**

The automotive models of the ADSP-2148x processors have an MLB interface which allows the processor to function as a media local bus device. It includes support for both 3-pin as well as 5-pin media local bus protocols. It supports speeds up to 1024 FS (49.25 Mbits/sec, FS = 48.1 kHz) and up to 31 logical channels, with up to 124 bytes of data per media local bus frame. For a list of automotive models, see [Automotive Products on](#page-68-0)  [Page 69](#page-68-0).

### **Digital Applications Interface (DAI)**

The digital applications interface (DAI) allows the connection of various peripherals to any of the DAI pins (DAI\_P20–1). Programs make these connections using the signal routing unit (SRU).

The SRU is a matrix routing unit (or group of multiplexers) that enables the peripherals provided by the DAI to be interconnected under software control. This allows easy use of the DAI associated peripherals for a much wider variety of applications by using a larger set of algorithms than is possible with nonconfigurable signal paths.

The DAI includes eight serial ports, four precision clock generators (PCG), a S/PDIF transceiver, four ASRCs, and an input data port (IDP). The IDP provides an additional input path to the SHARC core, configurable as either eight channels of serial data, or a single 20-bit wide synchronous parallel data acquisition port. Each data channel has its own DMA channel that is independent from the processor's serial ports.

### **Serial Ports (SPORTs)**

The ADSP-2148x features eight synchronous serial ports that provide an inexpensive interface to a wide variety of digital and mixed-signal peripheral devices such as Analog Devices' AD183x family of audio codecs, ADCs, and DACs. The serial ports are made up of two data lines, a clock, and frame sync. The data lines can be programmed to either transmit or receive and each data line has a dedicated DMA channel.

Serial ports can support up to 16 transmit or 16 receive DMA channels of audio data when all eight SPORTs are enabled, or four full duplex TDM streams of 128 channels per frame.

Serial port data can be automatically transferred to and from on-chip memory/external memory via dedicated DMA channels. Each of the serial ports can work in conjunction with

another serial port to provide TDM support. One SPORT provides two transmit signals while the other SPORT provides the two receive signals. The frame sync and clock are shared.

Serial ports operate in five modes:

- Standard serial mode
- Multichannel (TDM) mode
- $I^2S$  mode
- Packed I<sup>2</sup>S mode
- Left-justified mode

### **S/PDIF-Compatible Digital Audio Receiver/Transmitter**

The S/PDIF receiver/transmitter has no separate DMA channels. It receives audio data in serial format and converts it into a biphase encoded signal. The serial data input to the receiver/transmitter can be formatted as left-justified, I<sup>2</sup>S or right-justified with word widths of 16, 18, 20, or 24 bits.

The serial data, clock, and frame sync inputs to the S/PDIF receiver/transmitter are routed through the signal routing unit (SRU). They can come from a variety of sources, such as the SPORTs, external pins, or the precision clock generators (PCGs), and are controlled by the SRU control registers.

### **Asynchronous Sample Rate Converter (SRC)**

The asynchronous sample rate converter contains four SRC blocks and is the same core as that used in the AD1896 192 kHz stereo asynchronous sample rate converter and provides up to 128 dB SNR. The SRC block is used to perform synchronous or asynchronous sample rate conversion across independent stereo channels, without using internal processor resources. The four SRC blocks can also be configured to operate together to convert multichannel audio data without phase mismatches. Finally, the SRC can be used to clean up audio data from jittery clock sources such as the S/PDIF receiver.

### **Input Data Port**

The IDP provides up to eight serial input channels—each with its own clock, frame sync, and data inputs. The eight channels are automatically multiplexed into a single 32-bit by eight-deep FIFO. Data is always formatted as a 64-bit frame and divided into two 32-bit words. The serial protocol is designed to receive audio channels in I<sup>2</sup>S, left-justified sample pair, or right-justified mode.

The IDP also provides a parallel data acquisition port (PDAP), which can be used for receiving parallel data. The PDAP port has a clock input and a hold input. The data for the PDAP can be received from DAI pins or from the external port pins. The PDAP supports a maximum of 20-bit data and four different packing modes to receive the incoming data.

### **Precision Clock Generators**

The precision clock generators (PCG) consist of four units, each of which generates a pair of signals (clock and frame sync) derived from a clock input signal. The units, A B, C, and D, are identical in functionality and operate independently of each other. The two signals generated by each unit are normally used as a serial bit clock/frame sync pair.

The outputs of PCG A and B can be routed through the DAI pins and the outputs of PCG C and D can be driven on to the DAI as well as the DPI pins.

### **Digital Peripheral Interface (DPI)**

The ADSP-2148x SHARC processors have a digital peripheral interface that provides connections to two serial peripheral interface ports (SPI), one universal asynchronous receivertransmitter (UART), 12 flags, a 2-wire interface (TWI), three PWM modules (PWM3–1), and two general-purpose timers.

### **Serial Peripheral (Compatible) Interface (SPI)**

The SPI is an industry-standard synchronous serial link, enabling the SPI-compatible port to communicate with other SPI compatible devices. The SPI consists of two data pins, one device select pin, and one clock pin. It is a full-duplex synchronous serial interface, supporting both master and slave modes. The SPI port can operate in a multimaster environment by interfacing with up to four other SPI-compatible devices, either acting as a master or slave device. The SPI-compatible peripheral implementation also features programmable baud rate and clock phase and polarities. The SPI-compatible port uses open drain drivers to support a multimaster configuration and to avoid data contention.

### **UART Port**

The processors provide a full-duplex Universal Asynchronous Receiver/Transmitter (UART) port, which is fully compatible with PC-standard UARTs. The UART port provides a simplified UART interface to other peripherals or hosts, supporting full-duplex, DMA-supported, asynchronous transfers of serial data. The UART also has multiprocessor communication capability using 9-bit address detection. This allows it to be used in multidrop networks through the RS-485 data interface standard. The UART port also includes support for 5 to 8 data bits, 1 or 2 stop bits, and none, even, or odd parity. The UART port supports two modes of operation:

- PIO (programmed I/O)—The processor sends or receives data by writing or reading I/O-mapped UART registers. The data is double-buffered on both transmit and receive.
- DMA (direct memory access)—The DMA controller transfers both transmit and receive data. This reduces the number and frequency of interrupts required to transfer data to and from memory. The UART has two dedicated DMA channels, one for transmit and one for receive. These DMA channels have lower default priority than most DMA channels because of their relatively low service rates.

#### **Timers**

The ADSP-2148x has a total of three timers: a core timer that can generate periodic software interrupts and two generalpurpose timers that can generate periodic interrupts and be independently set to operate in one of three modes:

- Pulse waveform generation mode
- Pulse width count/capture mode
- External event watchdog mode

The core timer can be configured to use FLAG3 as a timer expired signal, and the general-purpose timers have one bidirectional pin and four registers that implement its mode of operation: a 6-bit configuration register, a 32-bit count register, a 32-bit period register, and a 32-bit pulse width register. A single control and status register enables or disables the generalpurpose timer.

### **2-Wire Interface Port (TWI)**

The TWI is a bidirectional 2-wire, serial bus used to move 8-bit data while maintaining compliance with the  $I^2C$  bus protocol. The TWI master incorporates the following features:

- 7-bit addressing
- Simultaneous master and slave operation on multiple device systems with support for multi master data arbitration
- Digital filtering and timed event processing
- 100 kbps and 400 kbps data rates
- Low interrupt rate

### <span id="page-9-0"></span>**I/O PROCESSOR FEATURES**

The I/O processors provide up to 65 channels of DMA, as well as an extensive set of peripherals.

#### **DMA Controller**

The processor's on-chip DMA controller allows data transfers without processor intervention. The DMA controller operates independently and invisibly to the processor core, allowing DMA operations to occur while the core is simultaneously executing its program instructions. DMA transfers can occur between the ADSP-2148x's internal memory and its serial ports, the SPI-compatible (serial peripheral interface) ports, the IDP (input data port), the PDAP, or the UART. The DMA channel summary is shown in [Table 8.](#page-9-1)

Programs can be downloaded to the ADSP-2148x using DMA transfers. Other DMA features include interrupt generation upon completion of DMA transfers and DMA chaining for automatic linked DMA transfers.

### <span id="page-9-1"></span>**Table 8. DMA Channels**



<sup>1</sup> Automotive models only.

### **Delay Line DMA**

The processor provides delay line DMA functionality. This allows processor reads and writes to external delay line buffers (and hence to external memory) with limited core interaction.

### **Scatter/Gather DMA**

The processor provides scatter/gather DMA functionality. This allows processor DMA reads/writes to/from non contiguous memory blocks.

### **FFT Accelerator**

The FFT accelerator implements a radix-2 complex/real input, complex output FFT with no core intervention. The FFT accelerator runs at the peripheral clock frequency.

### **FIR Accelerator**

The FIR (finite impulse response) accelerator consists of a 1024 word coefficient memory, a 1024 word deep delay line for the data, and four MAC units. A controller manages the accelerator. The FIR accelerator runs at the peripheral clock frequency.

### **IIR Accelerator**

The IIR (infinite impulse response) accelerator consists of a 1440 word coefficient memory for storage of biquad coefficients, a data memory for storing the intermediate data, and one MAC unit. A controller manages the accelerator. The IIR accelerator runs at the peripheral clock frequency.

### **Watchdog Timer**

The watchdog timer is used to supervise the stability of the system software. When used in this way, software reloads the watchdog timer in a regular manner so that the downward counting timer never expires. An expiring timer then indicates that system software might be out of control.

The 32-bit watchdog timer that can be used to implement a software watchdog function. A software watchdog can improve system reliability by forcing the processor to a known state through generation of a system reset, if the timer expires before being reloaded by software. Software initializes the count value of the timer, and then enables the timer. The watchdog timer resets both the core and the internal peripherals. Note that this feature is available on the 176-lead package only.

### <span id="page-10-0"></span>**SYSTEM DESIGN**

The following sections provide an introduction to system design options and power supply issues.

### **Program Booting**

The internal memory of the ADSP-2148x boots at system power-up from an 8-bit EPROM via the external port, an SPI master, or an SPI slave. Booting is determined by the boot configuration (BOOT\_CFG2–0) pins in [Table 9](#page-10-1) for the 176-lead package and [Table 10](#page-10-2) for the 100-lead package.

<span id="page-10-1"></span>



<span id="page-10-2"></span>



The "Running Reset" feature allows a user to perform a reset of the processor core and peripherals, but without resetting the PLL and SDRAM controller, or performing a boot. The functionality of the RESETOUT/RUNRSTIN pin has now been extended to also act as the input for initiating a Running Reset. For more information, see the hardware reference manual.

### **Power Supplies**

The processors have separate power supply connections for the internal ( $V_{DD-NT}$ ) and external ( $V_{DD-EXT}$ ) power supplies. The internal supply must meet the  $V_{DD-NT}$  specifications. The external supply must meet the  $V_{DD-EXT}$  specification. All external supply pins must be connected to the same power supply.

To reduce noise coupling, the PCB should use a parallel pair of power and ground planes for  $V_{DD-NT}$  and GND.

### **Static Voltage Scaling (SVS)**

Some models of the ADSP-2148x feature Static Voltage Scaling (SVS) on the  $V_{DD-NT}$  power supply. (See the Ordering Guide [on Page 70](#page-69-0) for model details.) This voltage specification technique can provide significant performance benefits including 450 MHz core frequency operation without a significant increase in power.

SVS optimizes the required  $\mathrm{V_{DD\_INT}}$  voltage for each individual device to enable enhanced operating frequency up to 450 MHz. The optimized SVS voltage results in a reduction of maximum I<sub>DD</sub> INT which enables 450 MHz operation at the same or lower maximum power than 400 MHz operation at a fixed voltage supply. Implementation of SVS requires a specific voltage regulator circuit design and initialization code.

Refer to the Engineer-to-Engineer Note Static Voltage Scaling for ADSP-2148x SHARC Processors (EE-357) for further information. The EE-Note details the requirements and process to implement a SVS power supply system to enable operation up to 450 MHz. This applies only to specific products within the ADSP-2148x family which are capable of supporting 450 MHz operation.

Details on power consumption and Static and Dynamic current consumption can be found at [Total Power Dissipation on](#page-19-0) [Page 20](#page-19-0). Also see [Operating Conditions on Page 18](#page-17-1) for more information.

The following are SVS features.

- SVS is applicable only to 450 MHz models (not applicable to 400 MHz or lower frequency models).
- Each individual SVS device includes a register (SVS\_DAT) containing the unique SVS voltage set at the factory, known as SVS<sub>NOM</sub>.
- The  $SVS<sub>NON</sub>$  value is the intended set voltage for the  $V_{DD-NT}$  voltage regulator.
- No dedicated pins are required for SVS. The TWI serial bus is used to communicate  $SVS<sub>NOM</sub>$  to the voltage regulator.
- Analog Devices recommends a specific voltage regulator design and initialization code sequence that optimizes the power-up sequence.

The Engineer-to-Engineer Note Static Voltage Scaling for ADSP-2148x SHARC Processors (EE-357) contains the details of the regulator design and the initialization requirements.

• Any differences from the Analog Devices recommended programmable regulator design must be reviewed by Analog Devices to ensure that it meets the voltage accuracy and range requirements.

### **Target Board JTAG Emulator Connector**

Analog Devices DSP Tools product line of JTAG emulators uses the IEEE 1149.1 JTAG test access port of the ADSP-2148x processors to monitor and control the target board processor during emulation. Analog Devices DSP Tools product line of JTAG emulators provides emulation at full processor speed, allowing inspection and modification of memory, registers, and processor stacks. The processor's JTAG interface ensures that the emulator will not affect target system loading or timing.

For complete information on Analog Devices' SHARC DSP Tools product line of JTAG emulator operation, see the appropriate emulator hardware user's guide.

### <span id="page-11-0"></span>**DEVELOPMENT TOOLS**

Analog Devices supports its processors with a complete line of software and hardware development tools, including integrated development environments (which include CrossCore® Embedded Studio and/or VisualDSP++ $^{\circledR}$ ), evaluation products, emulators, and a wide variety of software add-ins.

### **Integrated Development Environments (IDEs)**

For C/C++ software writing and editing, code generation, and debug support, Analog Devices offers two IDEs.

CrossCore Embedded Studio is based on the Eclipse™ framework. Supporting most Analog Devices processor families, it is the IDE of choice for future processors, including multicore devices. CrossCore Embedded Studio seamlessly integrates available software add-ins to support real time operating

systems, file systems, TCP/IP stacks, USB stacks, algorithmic software modules, and evaluation hardware board support packages. For more information visit www.analog.com/cces.

The other Analog Devices IDE, VisualDSP++, supports processor families introduced prior to the release of CrossCore Embedded Studio. This IDE includes the Analog Devices VDK real time operating system and an open source TCP/IP stack. For more information visit www.analog.com/visualdsp. Note that VisualDSP++ will not support future Analog Devices processors.

### **EZ-KIT Lite Evaluation Board**

For processor evaluation, Analog Devices provides wide range of EZ-KIT Lite® evaluation boards. Including the processor and key peripherals, the evaluation board also supports on-chip emulation capabilities and other evaluation and development features. Also available are various EZ-Extenders®, which are daughter cards delivering additional specialized functionality, including audio and video processing. For more information visit www.analog.com and search on "ezkit" or "ezextender".

### **EZ-KIT Lite Evaluation Kits**

For a cost-effective way to learn more about developing with Analog Devices processors, Analog Devices offer a range of EZ-KIT Lite evaluation kits. Each evaluation kit includes an EZ-KIT Lite evaluation board, directions for downloading an evaluation version of the available IDE(s), a USB cable, and a power supply. The USB controller on the EZ-KIT Lite board connects to the USB port of the user's PC, enabling the chosen IDE evaluation suite to emulate the on-board processor in-circuit. This permits the customer to download, execute, and debug programs for the EZ-KIT Lite system. It also supports in-circuit programming of the on-board Flash device to store user-specific boot code, enabling standalone operation. With the full version of Cross-Core Embedded Studio or VisualDSP++ installed (sold separately), engineers can develop software for supported EZ-KITs or any custom system utilizing supported Analog Devices processors.

### **Software Add-Ins for CrossCore Embedded Studio**

Analog Devices offers software add-ins which seamlessly integrate with CrossCore Embedded Studio to extend its capabilities and reduce development time. Add-ins include board support packages for evaluation hardware, various middleware packages, and algorithmic modules. Documentation, help, configuration dialogs, and coding examples present in these add-ins are viewable through the CrossCore Embedded Studio IDE once the add-in is installed.

### **Board Support Packages for Evaluation Hardware**

Software support for the EZ-KIT Lite evaluation boards and EZ-Extender daughter cards is provided by software add-ins called Board Support Packages (BSPs). The BSPs contain the required drivers, pertinent release notes, and select example code for the given evaluation hardware. A download link for a specific BSP is located on the web page for the associated EZ-KIT or EZ-Extender product. The link is found in the Product Download area of the product web page.

### **Middleware Packages**

Analog Devices separately offers middleware add-ins such as real time operating systems, file systems, USB stacks, and TCP/IP stacks. For more information see the following web pages:

- www.analog.com/ucos3
- www.analog.com/ucfs
- www.analog.com/ucusbd
- www.analog.com/lwip

### **Algorithmic Modules**

To speed development, Analog Devices offers add-ins that perform popular audio and video processing algorithms. These are available for use with both CrossCore Embedded Studio and VisualDSP++. For more information visit www.analog.com and search on "Blackfin software modules" or "SHARC software modules".

### **Designing an Emulator-Compatible DSP Board (Target)**

For embedded system test and debug, Analog Devices provides a family of emulators. On each JTAG DSP, Analog Devices supplies an IEEE 1149.1 JTAG Test Access Port (TAP). In-circuit emulation is facilitated by use of this JTAG interface. The emulator accesses the processor's internal features via the processor's TAP, allowing the developer to load code, set breakpoints, and view variables, memory, and registers. The processor must be halted to send data and commands, but once an operation is completed by the emulator, the DSP system is set to run at full speed with no impact on system timing. The emulators require the target board to include a header that supports connection of the DSP's JTAG port to the emulator.

For details on target board design issues including mechanical layout, single processor connections, signal buffering, signal termination, and emulator pod logic, see Analog Devices JTAG Emulation Technical Reference (EE-68). This document is updated regularly to keep pace with improvements to emulator support.

### <span id="page-12-0"></span>**ADDITIONAL INFORMATION**

This data sheet provides a general overview of the ADSP-2148x architecture and functionality. For detailed information on the ADSP-2148x family core architecture and instruction set, refer to the programming reference manual.

### <span id="page-12-1"></span>**RELATED SIGNAL CHAINS**

A signal chain is a series of signal-conditioning electronic components that receive input (data acquired from sampling either real-time phenomena or from stored data) in tandem, with the output of one portion of the chain supplying input to the next. Signal chains are often used in signal processing applications to gather and process data or to apply system controls based on analysis of real-time phenomena.

Analog Devices eases signal processing system development by providing signal processing components that are designed to work together well. A tool for viewing relationships between specific applications and related components is available on the www.analog.com website.

The application signal chains page in the Circuits from the Lab<sup>®</sup> site (http:\\www.analog.com\circuits) provides:

- Graphical circuit block diagram presentation of signal chains for a variety of circuit types and applications
- Drill down links for components in each chain to selection guides and application information
- Reference designs applying best practice design techniques

### <span id="page-13-0"></span>PIN FUNCTION DESCRIPTIONS

### <span id="page-13-1"></span>**Table 11. Pin Descriptions**



The following symbols appear in the Type column of this table: **A** = asynchronous, **I** = input, **O** = output, **S** = synchronous, **A/D** = active drive, **O/D** = open drain, and **T** = three-state, **ipd** = internal pull-down resistor, **ipu** = internal pull-up resistor.

The internal pull-up (ipu) and internal pull-down (ipd) resistors are designed to hold the internal path from the pins at the expected logic levels. To pull-up or pull-down the external pads to the expected logic levels, use external resistors. Internal pull-up/pull-down resistors cannot be enabled/disabled and the value of these resistors cannot be programmed. The range of an ipu resistor can be between 26 kΩ–63 kΩ. The range of an ipd resistor can be between 31 kΩ–85 kΩ. The three-state voltage of ipu pads will not reach to the full V<sub>DD</sub> <sub>EXT</sub> level; at typical conditions the voltage is in the range of 2.3 V to 2.7 V.

In this table, all pins are LVTTL compliant with the exception of the thermal diode pins.

### **Table 11. Pin Descriptions (Continued)**



The following symbols appear in the Type column of this table: **A** = asynchronous, **I** = input, **O** = output, **S** = synchronous, **A/D** = active drive, **O/D** = open drain, and **T** = three-state, **ipd** = internal pull-down resistor, **ipu** = internal pull-up resistor.

The internal pull-up (ipu) and internal pull-down (ipd) resistors are designed to hold the internal path from the pins at the expected logic levels. To pull-up or pull-down the external pads to the expected logic levels, use external resistors. Internal pull-up/pull-down resistors cannot be enabled/disabled and the value of these resistors cannot be programmed. The range of an ipu resistor can be between 26 kΩ–63 kΩ. The range of an ipd resistor can be between 31 kΩ–85 kΩ. The three-state voltage of ipu pads will not reach to the full V<sub>DD</sub> <sub>EXT</sub> level; at typical conditions the voltage is in the range of 2.3 V to 2.7 V.

In this table, all pins are LVTTL compliant with the exception of the thermal diode pins.

**Table 11. Pin Descriptions (Continued)**



The following symbols appear in the Type column of this table: **A** = asynchronous, **I** = input, **O** = output, **S** = synchronous, **A/D** = active drive, **O/D** = open drain, and **T** = three-state, **ipd** = internal pull-down resistor, **ipu** = internal pull-up resistor.

The internal pull-up (ipu) and internal pull-down (ipd) resistors are designed to hold the internal path from the pins at the expected logic levels. To pull-up or pull-down the external pads to the expected logic levels, use external resistors. Internal pull-up/pull-down resistors cannot be enabled/disabled and the value of these resistors cannot be programmed. The range of an ipu resistor can be between 26 kΩ–63 kΩ. The range of an ipd resistor can be between 31 kΩ–85 kΩ. The three-state voltage of ipu pads will not reach to the full V<sub>DD\_EXT</sub> level; at typical conditions the voltage is in the range of 2.3 V to 2.7 V.

In this table, all pins are LVTTL compliant with the exception of the thermal diode pins.

**Table 11. Pin Descriptions (Continued)**



The following symbols appear in the Type column of this table: **A** = asynchronous, **I** = input, **O** = output, **S** = synchronous, **A/D** = active drive, **O/D** = open drain, and **T** = three-state, **ipd** = internal pull-down resistor, **ipu** = internal pull-up resistor.

The internal pull-up (ipu) and internal pull-down (ipd) resistors are designed to hold the internal path from the pins at the expected logic levels. To pull-up or pull-down the external pads to the expected logic levels, use external resistors. Internal pull-up/pull-down resistors cannot be enabled/disabled and the value of these resistors cannot be programmed. The range of an ipu resistor can be between 26 kΩ–63 kΩ. The range of an ipd resistor can be between 31 kΩ–85 kΩ. The three-state voltage of ipu pads will not reach to the full V<sub>DD</sub> EXT level; at typical conditions the voltage is in the range of 2.3 V to 2.7 V.

In this table, all pins are LVTTL compliant with the exception of the thermal diode pins.

<span id="page-16-1"></span> $1$ <sup>1</sup>The MLB pins are only available on the automotive models.

<span id="page-16-0"></span>



<sup>1</sup>The exposed pad is required to be electrically and thermally connected to GND. Implement this by soldering the exposed pad to a GND PCB land that is the same size as the exposed pad. The GND PCB land should be robustly connected to the GND plane in the PCB for best electrical and thermal performance. No separate GND pins are provided in the package.

### <span id="page-17-0"></span>**SPECIFICATIONS**

### <span id="page-17-1"></span>**OPERATING CONDITIONS**



<sup>1</sup> Specifications subject to change without notice.

<sup>2</sup>SVS<sub>NOM</sub> refers to the nominal SVS voltage which is set between 1.0 V and 1.15 V at the factory for each individual device. Only the unique SVS<sub>NOM</sub> value in each chip may be used for 401 MHz to 450 MHz operation of that chip. This spec lists the possible range of the SVS<sub>NOM</sub> values for all devices. The initial VDD\_INT voltage at power on is 1.1 V nominal and it transitions to SVS programmed voltage as outlined in Engineer-to-Engineer Note Static Voltage Scaling for ADSP-2148x SHARC Processors (EE-357).

<span id="page-17-2"></span>3Applies to input and bidirectional pins: ADDR23–0, DATA15–0, FLAG3–0, DAI\_Px, DPI\_Px, BOOT\_CFGx, CLK\_CFGx, RUNRSTIN, RESET, TCK, TMS, TDI, TRST, AMI\_ACK, MLBCLK, MLBDAT, MLBSIG.

4Applies to input pins CLKIN, WDT\_CLKIN.

<span id="page-17-3"></span><sup>5</sup>N/A means not applicable.

 $^6$  Automotive application use profile only. Not supported for nonautomotive use. Contact Analog Devices for more information.

### <span id="page-18-0"></span>**ELECTRICAL CHARACTERISTICS**



 $<sup>1</sup>$  Specifications subject to change without notice.</sup>

<span id="page-18-1"></span><sup>2</sup> Applies to output and bidirectional pins: ADDR23–0, DATA15–0, <del>AMI\_RD, AMI\_WR</del>, FLAG3–0, DAI\_Px, DPI\_Px, <del>EMU,</del> TDO, RESETOUT MLBSIG, MLBDAT, MLBDO, MLBSO, SDRAS, SDCAS, SDWE, SDCKE, SDA10, SDDQM, MS0-1.

<span id="page-18-2"></span><sup>3</sup> See [Output Drive Currents on Page 55](#page-54-0) for typical drive current capabilities.

<span id="page-18-3"></span>4Applies to input pins: BOOT\_CFGx, CLK\_CFGx, TCK, RESET, CLKIN.

<span id="page-18-4"></span><sup>5</sup> Applies to input pins with internal pull-ups: TRST, TMS, TDI.

<span id="page-18-5"></span>6Applies to three-statable pin: TDO.

<span id="page-18-6"></span><sup>7</sup> Applies to three-statable pins with pull-ups: DAI\_Px, DPI\_Px,  $\overline{\mathrm{EMU}}$ .

 $^8\!$  Applies to three-statable pin with pull-down: SDCLK.

<sup>9</sup> See Engineer-to-Engineer Note Estimating Power for ADSP-214xx SHARC Processors (EE-348) for further information.

10Applies to all signal pins.

<sup>11</sup>Guaranteed, but not tested.

### <span id="page-19-0"></span>**Total Power Dissipation**

The information in this section should be augmented with the Engineer-to-Engineer Note Estimating Power for ADSP-214xx SHARC Processors (EE-348).

Total power dissipation has two components:

- 1. Internal power consumption is additionally comprised of two components:
	- Static current due to leakage. [Table 14](#page-19-1) shows the static current consumption ( $I_{DD-NTT STATIC}$ ) as a function of junction temperature  $(T_I)$  and core voltage  $(V_{DD-NT})$ .
	- Dynamic current ( $I_{DD-NTT-DYNAMIC}$ ), due to transistor switching characteristics and activity level of the processor. The activity level is reflected by the Activity Scaling Factor (ASF), which represents the activity level of the application code running on the processor core and having various levels of peripheral and external port activity ([Table 13](#page-19-2)).

Dynamic current consumption is calculated by selecting the ASF that corresponds most closely with the user application and then multiplying that with the dynamic current consumption ([Table 15](#page-20-3)).

2. External power consumption is due to the switching activity of the external pins.



<span id="page-19-2"></span>**Table 13. Activity Scaling Factors (ASF)<sup>1</sup>**

<sup>1</sup> See the Engineer-to-Engineer Note Estimating Power for ADSP-214xx SHARC

Processors (EE-348) for more information on the explanation of the power vectors specific to the ASF table.

<span id="page-19-3"></span>2Ratio of continuous instruction loop (core) to SDRAM control code reads and writes.



### <span id="page-19-1"></span>Table 14. Static Current—I<sub>DD</sub> INT STATIC  $(mA)^1$

<sup>1</sup> Valid temperature and voltage ranges are model-specific. See [Operating Conditions on Page 18.](#page-17-1)

### <span id="page-20-3"></span>Table 15. Dynamic Current in CCLK Domain—I<sub>DD\_INT\_DYNAMIC</sub> (mA, with ASF = 1.0)<sup>1, 2</sup>



<sup>1</sup>The values are not guaranteed as standalone maximum specifications. They must be combined with static current per the equations of [Electrical Characteristics on Page 19.](#page-18-0) 2Valid frequency and voltage ranges are model-specific. See [Operating Conditions on Page 18.](#page-17-1)

### <span id="page-20-0"></span>**ABSOLUTE MAXIMUM RATINGS**

Stresses at or above those listed in [Table 16](#page-20-4) may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### <span id="page-20-4"></span>**Table 16. Absolute Maximum Ratings**



### <span id="page-20-1"></span>**ESD SENSITIVITY**



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### <span id="page-20-2"></span>**MAXIMUM POWER DISSIPATION**

See Engineer-to-Engineer Note Estimating Power for ADSP-214xx SHARC Processors (EE-348) for detailed thermal and power information regarding maximum power dissipation. For information on package thermal specifications, see [Thermal](#page-55-0)  [Characteristics on Page 56](#page-55-0).

### <span id="page-21-0"></span>**TIMING SPECIFICATIONS**

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, it is not meaningful to add parameters to derive longer times. See [Figure 42 on Page 55](#page-54-4) for voltage reference levels.

Switching characteristics specify how the processor changes its signals. Circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics describe what the processor will do in a given circumstance. Use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

Timing requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.

### **Core Clock Requirements**

The processor's internal clock (a multiple of CLKIN) provides the clock signal for timing internal memory, the processor core, and the serial ports. During reset, program the ratio between the processor's internal clock frequency and external (CLKIN) clock frequency with the CLK\_CFG1–0 pins.

The processor's internal clock switches at higher frequencies than the system input clock (CLKIN). To generate the internal clock, the processor uses an internal phase-locked loop (PLL, see [Figure 3\)](#page-21-1). This PLL-based clocking minimizes the skew between the system clock (CLKIN) signal and the processor's internal clock.



Figure 3. Core Clock and System Clock Relationship to CLKIN

#### <span id="page-21-1"></span>**Voltage Controlled Oscillator (VCO)**

In application designs, the PLL multiplier value should be selected in such a way that the VCO frequency never exceeds  $f_{VCO}$  specified in [Table 19.](#page-23-0)

- The product of CLKIN and PLLM must never exceed 1/2 of  $f_{VCO}$  (max) in [Table 19](#page-23-0) if the input divider is not enabled  $(INDIV = 0).$
- The product of CLKIN and PLLM must never exceed  $f_{VCO}$ (max) in [Table 19](#page-23-0) if the input divider is enabled  $(INDIV = 1).$

The VCO frequency is calculated as follows:

 $f_{VCO} = 2 \times PLLM \times f_{INPUT}$  $f_{CCLK} = (2 \times PLLM \times f_{INPUT}) \div PLLD$  where:

*fVCO* = VCO output

*PLLM* = Multiplier value programmed in the PMCTL register. During reset, the PLLM value is derived from the ratio selected using the CLK\_CFG pins in hardware.

*PLLD* = 2, 4, 8, or 16 based on the divider value programmed on the PMCTL register. During reset this value is 2.

 $f_{INPUT}$  = is the input frequency to the PLL.

 $f_{INPUT}$  = CLKIN when the input divider is disabled or

 $f_{INPUT}$  = CLKIN  $\div$  2 when the input divider is enabled

Note the definitions of the clock periods that are a function of CLKIN and the appropriate ratio control shown in [Table 17.](#page-22-0) All of the timing specifications for the ADSP-2148x peripherals are defined in relation to t<sub>PCLK</sub>. See the peripheral specific section for each peripheral's timing information.

#### <span id="page-22-0"></span>**Table 17. Clock Periods**



[Figure 3](#page-21-1) shows core to CLKIN relationships with external oscillator or crystal. The shaded divider/multiplier blocks denote where clock ratios can be set through hardware or software using the power management control register (PMCTL). For more information, see the hardware reference manual.

### **Power-Up Sequencing**

The timing requirements for processor startup are given in [Table 18.](#page-22-1) While no specific power-up sequencing is required between  $V_{DD-EXT}$  and  $V_{DD-INT}$ , there are some considerations that system designs should take into account.

- No power supply should be powered up for an extended period of time (> 200 ms) before another supply starts to ramp up.
- If the  $V_{DD\_INT}$  power supply comes up after  $V_{DD\_EXT}$ , any pin, such as RESETOUT and RESET, may actually drive momentarily until the  $V_{DD\ INT}$  rail has powered up. Systems sharing these signals on the board must determine if there are any issues that need to be addressed based on this behavior.

Note that during power-up, when the  $V_{DD~INT}$  power supply comes up after  $V_{DD-EXT}$ , a leakage current of the order of threestate leakage current pull-up, pull-down may be observed on any pin, even if that is an input only (for example the RESET pin) until the  $V_{DD-NT}$  rail has powered up.

<span id="page-22-1"></span>



 $1$ Valid V<sub>DD\_INT</sub> and V<sub>DD\_EXT</sub> assumes that the supplies are fully ramped to their nominal values (it does not matter which supply comes up first). Voltage ramp rates can vary from microseconds to hundreds of milliseconds depending on the design of the power supply subsystem.

2Assumes a stable CLKIN signal, after meeting worst-case startup timing of crystal oscillators. Refer to your crystal oscillator manufacturer's data sheet for startup time. Assume a 25 ms maximum oscillator startup time if using the XTAL pin and internal oscillator circuit in conjunction with an external crystal.

<sup>3</sup> Based on CLKIN cycles.

<sup>4</sup> Applies after the power-up sequence is complete. Subsequent resets require a minimum of four CLKIN cycles for RESET to be held low in order to properly initialize and propagate default states at all I/O pins.

<sup>5</sup>The 4096 cycle count depends on t<sub>SRST</sub> specification in [Table 20.](#page-25-0) If setup time is not met, one additional CLKIN cycle may be added to the core reset time, resulting in 4097 cycles maximum.





### **Clock Input**

### <span id="page-23-0"></span>**Table 19. Clock Input**



<span id="page-23-1"></span> $^{\rm 1}$  Applies only for CLK\_CFG1–0 = 00 and default values for PLL control bits in PMCTL.

<span id="page-23-2"></span> $2$ Applies only for CLK\_CFG1–0 = 01 and default values for PLL control bits in PMCTL.

 $^3$  Guaranteed by simulation but not tested on silicon.

 $^4$  Any changes to PLL control bits in the PMCTL register must meet core clock timing specification  $t_{\rm CCLK}$ 

<sup>5</sup> See [Figure 3 on Page 22](#page-21-1) for VCO diagram.

<sup>6</sup> Actual input jitter should be combined with ac specifications for accurate timing analysis.

 $^7$  Jitter specification is maximum peak-to-peak time interval error (TIE) jitter.



Figure 5. Clock Input

### **Clock Signals**

The ADSP-2148x can use an external clock or a crystal. See the CLKIN pin description in [Table 11 on Page 14](#page-13-1). Programs can configure the processor to use its internal clock generator by connecting the necessary components to CLKIN and XTAL. [Figure 6](#page-24-0) shows the component connections used for a crystal

operating in fundamental mode. Note that the clock rate is achieved using a 25 MHz crystal and a PLL multiplier ratio 16:1 (CCLK:CLKIN achieves a clock speed of 400 MHz). To achieve the full core clock rate, programs need to configure the multiplier bits in the PMCTL register.

**CHOOSE C1 AND C2 BASED ON THE CRYSTAL Y1. R2 SHOULD BE CHOSEN TO LIMIT CRYSTAL DRIVE POWER. REFER TO CRYSTAL MANUFACTURER'S**



<span id="page-24-0"></span> **TYPICAL VALUES**

Figure 6. Recommended Circuit for Fundamental Mode Crystal Operation

**SPECIFICATIONS.**

### **Reset**

<span id="page-25-0"></span>**Table 20. Reset**



 $^1$  Applies after the power-up sequence is complete. At power-up, the processor's internal phase-locked loop requires no more than 100 µ0 while RESET is low, assuming stable  $\rm V_{DD}$  and CLKIN (not including start-up time of external clock oscillator).





### **Running Reset**

The following timing specification applies to RESETOUT/RUNRSTIN pin when it is configured as RUNRSTIN.

### **Table 21. Running Reset**





Figure 8. Running Reset

### **Interrupts**

The following timing specification applies to the FLAG0, FLAG1, and FLAG2 pins when they are configured as  $\overline{\text{IRQ0}}$ , IRQ1, and IRQ2 interrupts, as well as the DAI\_P20–1 and DPI\_P14–1 pins when they are configured as interrupts.

### **Table 22. Interrupts**





Figure 9. Interrupts

#### **Core Timer**

The following timing specification applies to FLAG3 when it is configured as the core timer (TMREXP).

### **Table 23. Core Timer**





Figure 10. Core Timer

### **Timer PWM\_OUT Cycle Timing**

The following timing specification applies to timer0 and timer1 in PWM\_OUT (pulse-width modulation) mode. Timer signals are routed to the DPI\_P14–1 pins through the DPI SRU. Therefore, the timing specifications provided below are valid at the DPI\_P14–1 pins.

### **Table 24. Timer PWM\_OUT Timing**





Figure 11. Timer PWM\_OUT Timing

### **Timer WDTH\_CAP Timing**

The following timing specification applies to timer0 and timer1, and in WDTH\_CAP (pulse-width count and capture) mode. Timer signals are routed to the DPI\_P14–1 pins through the SRU. Therefore, the timing specification provided below is valid at the DPI\_P14–1 pins.

#### **Table 25. Timer Width Capture Timing**





Figure 12. Timer Width Capture Timing

### **Watchdog Timer Timing**

**Table 26. Watchdog Timer Timing**





Figure 13. Watchdog Timer Timing

### **Pin to Pin Direct Routing (DAI and DPI)**

For direct pin connections only (for example DAI\_PB01\_I to DAI\_PB02\_O).

### **Table 27. DAI/DPI Pin to Pin Routing**





Figure 14. DAI Pin to Pin Direct Routing

### **Precision Clock Generator (Direct Pin Routing)**

This timing is only valid when the SRU is configured such that the precision clock generator (PCG) takes its inputs directly from the DAI pins (via pin buffers) and sends its outputs directly to the DAI pins. For the other cases, where the PCG's

inputs and outputs are not directly routed to/from DAI pins (via pin buffers), there is no timing data available. All timing parameters and switching characteristics apply to external DAI pins (DAI\_P01 – DAI\_P20).

### **Table 28. Precision Clock Generator (Direct Pin Routing)**



<sup>1</sup>Normal mode of operation.



Figure 15. Precision Clock Generator (Direct Pin Routing)

### **Flags**

The timing specifications provided below apply to the DPI\_P14–1, ADDR7–0, ADDR23–8, DATA7–0, and FLAG3–0 pins when configured as FLAGS. See [Table 11 on Page 14](#page-13-1) for more information on flag use.

### **Table 29. Flags**



<span id="page-30-0"></span> $^1\rm{This}$  is applicable when the Flags are connected to DPI\_P14–1, ADDR7–0, ADDR23–8, DATA7–0 and FLAG3–0 pins.



### **SDRAM Interface Timing (166 MHz SDCLK)**

The maximum frequency for SDRAM is 166 MHz. For information on SDRAM frequency and programming, see the hardware reference manual, Engineer-to-Engineer Note Interfacing SDRAM Memories to SHARC Processors (EE-286), and the SDRAM vendor data sheet.

### **Table 30. SDRAM Interface Timing**



<sup>1</sup> Systems should use the SDRAM model with a speed grade higher than the desired SDRAM controller speed. For example, to run the SDRAM controller at 166 MHz the SDRAM model with a speed grade of 183 MHz or above should be used. See Engineer-to-Engineer Note Interfacing SDRAM Memories to SHARC Processors (EE-286) for more information on hardware design guidelines for the SDRAM interface.

<span id="page-31-0"></span><sup>2</sup>Command pins include:  $\overline{\text{SDCAS}}$ ,  $\overline{\text{SDRAS}}$ ,  $\overline{\text{SDWE}}$ ,  $\overline{\text{MSx}}$ , SDA10, SDCKE.



Figure 17. SDRAM Interface Timing

#### **AMI Read**

Use these specifications for asynchronous interfacing to memories. Note that timing for AMI\_ACK, ADDR, DATA, AMI\_RD, AMI\_WR, and strobe timing parameters only apply to asynchronous access mode.

### **Table 31. AMI Read**



 $W =$  (number of wait states specified in AMICTLx register)  $\times$  t<sub>SDCLK</sub>.

RHC = (number of Read Hold Cycles specified in AMICTLx register)  $\times$  t<sub>SDCLK</sub>

Where  $PREDIS = 0$ 

 $HI = RHC$  (if IC=0): Read to Read from same bank

 $HI = RHC + t<sub>SDCLK</sub>$  (if IC>0): Read to Read from same bank

HI = RHC + IC: Read to Read from different bank

HI = RHC + Max (IC,  $(4 \times t_{SDCLK})$ ): Read to Write from same or different bank

Where PREDIS = 1

HI = RHC + Max (IC,  $(4 \times t_{SDCLK})$ ): Read to Write from same or different bank

 $HI = RHC + (3 \times t_{SDCLK})$ : Read to Read from same bank

HI = RHC + Max (IC, (3  $\times$  t<sub>SDCLK</sub>): Read to Read from different bank

 $IC =$  (number of idle cycles specified in AMICTLx register)  $\times$  t<sub>SDCLK</sub>

 $H =$  (number of hold cycles specified in AMICTLx register)  $\times$  tSDCLK

<span id="page-32-0"></span><sup>1</sup> Data delay/setup: System must meet t<sub>DAD</sub>, t<sub>DRLD</sub>, or t<sub>SDS.</sub> <sup>2</sup> The falling edge of  $\overline{\rm MS}$ x, is referenced.

<span id="page-32-2"></span>

<span id="page-32-1"></span> $^3$  The maximum limit of timing requirement values for t<sub>DAD</sub> and t<sub>DRLD</sub> parameters are applicable for the case where AMI\_ACK is always high and when the ACK feature is not used.

<span id="page-32-3"></span> $^4$ Note that timing for AMI\_ACK, ADDR, DATA,  $\overline{\mathrm{AMI\_N}R}$ ,  $\overline{\mathrm{AMI\_WR}}$ , and strobe timing parameters only apply to asynchronous access mode.

 $^5$  Data hold: User must meet t<sub>HDRH</sub> in asynchronous access mode. See [Test Conditions on Page 55](#page-54-1) for the calculation of hold times given capacitive and dc loads.  $^6$  AMI\_ACK delay/setup: User must meet t<sub>DAAK</sub>, or t<sub>DS</sub>



Figure 18. AMI Read

### **AMI Write**

Use these specifications for asynchronous interfacing to memories. Note that timing for AMI\_ACK, ADDR, DATA, AMI\_RD, AMI\_WR, and strobe timing parameters only apply to asynchronous access mode.

### **Table 32. AMI Write**



H = (number of hold cycles specified in AMICTLx register)  $\times$  t<sub>SDCLK</sub>

<span id="page-34-1"></span> $^1$  AMI\_ACK delay/setup: System must meet  $t_{\rm DAAK}$  or  $t_{\rm DSAK}$  for deassertion of AMI\_ACK (low).  $^2$  The falling edge of  $\overline{\rm MSx}$  is referenced.

<span id="page-34-0"></span>

 $3$  Note that timing for AMI\_ACK,  $\overline{\mathrm{AMI\_RD}}$ ,  $\overline{\mathrm{AMI\_WR}}$ , and strobe timing parameters only applies to asynchronous access mode.

<sup>4</sup> See [Test Conditions on Page 55](#page-54-1) for calculation of hold times given capacitive and dc loads.

<sup>5</sup> For Write to Write: t<sub>SDCLK</sub> + H, for both same bank and different bank. For Write to Read: 3 × t<sub>SDCLK</sub> + H, for the same bank and different banks.





### **Serial Ports**

In slave transmitter mode and master receiver mode, the maximum serial port frequency is  $f_{PCLK}/8$ . In master transmitter mode and slave receiver mode, the maximum serial port clock frequency is  $f_{\text{PCLK}}/4$ . To determine whether communication is possible between two devices at clock speed n, the following

specifications must be confirmed: 1) frame sync delay and frame sync setup and hold; 2) data delay and data setup and hold; and 3) SCLK width.

Serial port signals (SCLK, frame sync, Data Channel A, Data Channel B) are routed to the DAI\_P20–1 pins using the SRU. Therefore, the timing specifications provided below are valid at the DAI\_P20–1 pins.



### **Table 33. Serial Ports—External Clock**

<span id="page-35-0"></span><sup>1</sup>Referenced to sample edge.

<span id="page-35-1"></span><sup>2</sup>Referenced to drive edge.

### **Table 34. Serial Ports—Internal Clock**



<span id="page-35-2"></span><sup>1</sup>Referenced to the sample edge.

<span id="page-35-3"></span> $^2$  Referenced to drive edge.



**DRIVE EDGE SAMPLE EDGE** 

 $-$  t<sub>DFSI</sub> $-$ 

**DATA TRANSMIT—INTERNAL CLOCK**

 $t_{\text{DDTI}}$ 

**DAI\_P20–1 (DATA CHANNEL A/B)**  $t_{HDTI}$ 

**DAI\_P20–1 (FS)**

**DAI\_P20–1 (SCLK)**



**DATA TRANSMIT—EXTERNAL CLOCK**



Figure 20. Serial Ports

**tHFSI**

#### **Table 35. Serial Ports—External Late Frame Sync**



<span id="page-37-0"></span> $^1$  The  $\rm t_{DDTLFSE}$  and  $\rm t_{DDTENFS}$  parameters apply to left-justified, as well as DSP serial mode, and MCE = 1, MFD = 0.

#### **EXTERNAL RECEIVE FS WITH MCE = 1, MFD = 0**



#### **LATE EXTERNAL TRANSMIT FS**



Figure 21. External Late Frame Sync<sup>1</sup>

 $^{\rm 1}$  This figure reflects changes made to support left-justified mode.

#### **Table 36. Serial Ports—Enable and Three-State**



<span id="page-38-0"></span> $^{\rm 1}$  Referenced to drive edge.



Figure 22. Serial Ports—Enable and Three-State

The SPORTx\_TDV\_O output signal (routing unit) becomes active in SPORT multichannel mode. During transmit slots (enabled with active channel selection registers) the SPORTx- \_TDV\_O is asserted for communication with external devices.

### **Table 37. Serial Ports—TDV (Transmit Data Valid)**



<sup>1</sup>Referenced to drive edge.



Figure 23. Serial Ports—TDM Internal and External Clock

### **Input Data Port (IDP)**

The timing requirements for the IDP are given in [Table 38](#page-40-0). IDP signals are routed to the DAI\_P20–1 pins using the SRU. Therefore, the timing specifications provided below are valid at the DAI\_P20–1 pins.

#### <span id="page-40-0"></span>**Table 38. Input Data Port (IDP)**



<span id="page-40-1"></span> $^{\rm 1}$  The serial clock, data, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. PCG's input can be either CLKIN or any of the DAI pins.



Figure 24. IDP Master Timing

### **Parallel Data Acquisition Port (PDAP)**

The timing requirements for the PDAP are provided in [Table 39.](#page-41-0) PDAP is the parallel mode operation of Channel 0 of the IDP. For details on the operation of the PDAP, see the

<span id="page-41-0"></span>**Table 39. Parallel Data Acquisition Port (PDAP)**

PDAP chapter of the hardware reference manual. Note that the 20 bits of external PDAP data can be provided through the ADDR23–4 pins or over the DAI pins.



<span id="page-41-1"></span><sup>1</sup> Source pins of PDAP\_DATA are ADDR23-4 or DAI pins. Source pins for PDAP\_CLK and PDAP\_HOLD are 1) DAI pins; 2) CLKIN through PCG; 3) DAI pins through PCG; or 4) ADDR3-2 pins.



Figure 25. PDAP Timing

#### **Sample Rate Converter—Serial Input Port**

The ASRC input signals are routed from the DAI\_P20–1 pins using the SRU. Therefore, the timing specifications provided in [Table 40](#page-42-0) are valid at the DAI\_P20–1 pins.

### <span id="page-42-0"></span>**Table 40. ASRC, Serial Input Port**



<span id="page-42-1"></span> $^1$  The serial clock, data, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. PCG's input can be either CLKIN or any of the DAI pins.



Figure 26. ASRC Serial Input Port Timing

### **Sample Rate Converter—Serial Output Port**

For the serial output port, the frame sync is an input, and it should meet setup and hold times with regard to SCLK on the output port. The serial data output has a hold time and delay

### **Table 41. ASRC, Serial Output Port**

specification with regard to serial clock. Note that serial clock rising edge is the sampling edge, and the falling edge is the drive edge.



<span id="page-43-0"></span><sup>1</sup>The serial clock, data, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. PCG's input can be either CLKIN or any of the DAI pins.



Figure 27. ASRC Serial Output Port Timing

### **Pulse-Width Modulation Generators (PWM)**

The following timing specifications apply when the ADDR23–8/DPI\_14–1 pins are configured as PWM.

#### **Table 42. Pulse-Width Modulation (PWM) Timing**







### **S/PDIF Transmitter**

Serial data input to the S/PDIF transmitter can be formatted as left-justified,  $I^2$ S, or right-justified with word widths of 16, 18, 20, or 24 bits. The following sections provide timing for the transmitter.

#### **S/PDIF Transmitter-Serial Input Waveforms**

[Figure 29](#page-44-0) shows the right-justified mode. Frame sync is high for the left channel and low for the right channel. Data is valid on the rising edge of serial clock. The MSB is delayed the minimum in 24-bit output mode or the maximum in 16-bit output mode

from a frame sync transition, so that when there are 64 serial clock periods per frame sync period, the LSB of the data is rightjustified to the next frame sync transition.





<span id="page-44-0"></span>

Figure 29. Right-Justified Mode

[Figure 30](#page-45-0) shows the default  $I^2S$ -justified mode. The frame sync is low for the left channel and HI for the right channel. Data is valid on the rising edge of serial clock. The MSB is left-justified to the frame sync transition but with a delay.

### **Table 44. S/PDIF Transmitter I2 S Mode**





Figure 30. l<sup>2</sup>S-Justified Mode

<span id="page-45-0"></span>[Figure 31](#page-45-1) shows the left-justified mode. The frame sync is high for the left channel and low for the right channel. Data is valid on the rising edge of serial clock. The MSB is left-justified to the frame sync transition with no delay.

### **Table 45. S/PDIF Transmitter Left-Justified Mode**



<span id="page-45-1"></span>

Figure 31. Left-Justified Mode

#### **S/PDIF Transmitter Input Data Timing**

The timing requirements for the S/PDIF transmitter are given in [Table 46](#page-46-0). Input signals are routed to the DAI\_P20–1 pins using the SRU. Therefore, the timing specifications provided below are valid at the DAI\_P20–1 pins.

### <span id="page-46-0"></span>**Table 46. S/PDIF Transmitter Input Data Timing**



<span id="page-46-1"></span><sup>1</sup>The serial clock, data, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. PCG's input can be either CLKIN or any of the DAI pins.



Figure 32. S/PDIF Transmitter Input Timing

#### **Oversampling Clock (TxCLK) Switching Characteristics**

The S/PDIF transmitter requires an oversampling clock input. This high frequency clock (TxCLK) input is divided down to generate the internal biphase clock.





### **S/PDIF Receiver**

The following section describes timing as it relates to the S/PDIF receiver.

### **Internal Digital PLL Mode**

In the internal digital phase-locked loop mode the internal PLL (digital PLL) generates the  $512 \times FS$  clock.

### **Table 48. S/PDIF Receiver Internal Digital PLL Mode Timing**



<sup>1</sup> SCLK frequency is  $64 \times FS$  where FS = the frequency of frame sync.



Figure 33. S/PDIF Receiver Internal Digital PLL Mode Timing

### **SPI Interface—Master**

The ADSP-2148x contains two SPI ports. Both primary and secondary are available through DPI only. The timing provided in [Table 49](#page-48-0) and [Table 50](#page-49-0) applies to both.

#### <span id="page-48-0"></span>**Table 49. SPI Interface Protocol—Master Switching and Timing Specifications**





Figure 34. SPI Master Timing

### **SPI Interface—Slave**

<span id="page-49-0"></span>**Table 50. SPI Interface Protocol—Slave Switching and Timing Specifications**



<span id="page-49-1"></span> $^{\rm 1}$  The timing for these parameters applies when the SPI is routed through the signal routing unit. For more information, see the "Serial Peripheral Interface Port" chapter of the hardware reference manual.



Figure 35. SPI Slave Timing

### **Media Local Bus**

All the numbers given are applicable for all speed modes (1024 FS, 512 FS and 256 FS for 3-pin; 512 FS and 256 FS for 5-pin), unless otherwise specified. Refer to the MediaLB specification document revision 3.0 for more details.

### **Table 51. MLB Interface, 3-Pin Specifications**



 $1$ Pulse width variation is measured at 1.25 V by triggering on one edge of MLBCLK and measuring the spread on the other edge, measured in ns peak-to-peak (pp). <sup>2</sup>The board must be designed to ensure that the high-impedance bus does not leave the logic state of the final driven bit for this time period. Therefore, coupling must be minimized while meeting the maximum capacitive load listed.



Figure 36. MLB Timing (3-Pin Interface)

**Table 52. MLB Interface, 5-Pin Specifications**

<b>Parameter</b> 5-Pin Characteristics		Min	<b>Typ</b>	Max	Unit
<b>t</b> MLBCLK	<b>MLB Clock Period</b>				
	512 FS		40		ns
	256 FS		81		ns
t <sub>MCKL</sub>	<b>MLBCLK Low Time</b>				
	512 FS	15			ns
	256 FS	30			ns
t <sub>MCKH</sub>	<b>MLBCLK High Time</b>				
	512 FS	15			ns
	256 FS	30			ns
t <sub>MCKR</sub>	MLBCLK Rise Time ( $V_{\parallel}$ to $V_{\parallel}$ )			6	ns
t <sub>MCKF</sub>	MLBCLK Fall Time ( $V_{\text{H}}$ to $V_{\text{II}}$ )			6	ns
t <sub>MPWV</sub>	<b>MLBCLK Pulse Width Variation</b>			$\overline{2}$	nspp
$t_{DSMCF}^2$	DAT/SIG Input Setup Time	3			ns
t <sub>DHMCF</sub>	DAT/SIG Input Hold Time	5			ns
t <sub>MCDRV</sub>	DS/DO Output Data Delay From MLBCLK Rising Edge			8	ns
$t_{MCRDL}$ <sup>3</sup>	DO/SO Low From MLBCLK High				
	512 FS			10	ns
	256 FS			20	ns
$C_{MLB}$	DS/DO Pin Load			40	pf

1Pulse width variation is measured at 1.25 V by triggering on one edge of MLBCLK and measuring the spread on the other edge, measured in ns peak-to-peak (pp).  $^2\rm{Gate}$  Delays due to OR'ing logic on the pins must be accounted for.

<sup>3</sup>When a node is not driving valid data onto the bus, the MLBSO and MLBDO output lines shall remain low. If the output lines can float at anytime, including while in reset, external pull-down resistors are required to keep the outputs from corrupting the MediaLB signal lines when not being driven.



Figure 37. MLB Timing (5-Pin Interface)



Figure 38. MLB 3-Pin and 5-Pin MLBCLK Pulse Width Variation Timing

### **Universal Asynchronous Receiver-Transmitter (UART) Ports—Receive and Transmit Timing**

For information on the UART port receive and transmit operations, see the hardware reference manual.

### **2-Wire Interface (TWI)—Receive and Transmit Timing**

For information on the TWI receive and transmit operations, see the hardware reference manual.

### **JTAG Test Access Port and Emulation**

<span id="page-53-1"></span>



<span id="page-53-0"></span><sup>1</sup> System Inputs = DATA15–0, CLK\_CFG1–0, RESET, BOOT\_CFG2–0, DAI\_Px, DPI\_Px, and FLAG3–0.

<sup>2</sup> System Outputs = DAI\_Px, DPI\_Px ADDR23–0, <del>AMI\_RD, AMI\_WR</del>, FLAG3–0, <del>SDRAS, SDCAS, SDWE</del>, SDCKE, SDA10, SDDQM, SDCLK and <del>EMU.</del>



Figure 39. IEEE 1149.1 JTAG Test Access Port

### <span id="page-54-0"></span>**OUTPUT DRIVE CURRENTS**

[Figure 40](#page-54-3) shows typical I-V characteristics for the output drivers of the ADSP-2148x, and [Table 54](#page-54-5) shows the pins associated with each driver. The curves represent the current drive capability of the output drivers as a function of output voltage.

#### <span id="page-54-5"></span>**Table 54. Driver Types**





Figure 40. Typical Drive at Junction Temperature

### <span id="page-54-3"></span><span id="page-54-1"></span>**TEST CONDITIONS**

The ac signal specifications (timing parameters) appear in [Table 20 on Page 26](#page-25-0) through [Table 53 on Page 54.](#page-53-1) These include output disable time, output enable time, and capacitive loading. The timing specifications for the SHARC apply for the voltage reference levels in [Figure 41](#page-54-6).

Timing is measured on signals when they cross the 1.5 V level as described in [Figure 42](#page-54-4). All delays (in nanoseconds) are measured between the point that the first signal reaches 1.5 V and the point that the second signal reaches 1.5 V.



<span id="page-54-4"></span>Figure 42. Voltage Reference Levels for AC Measurements



**THE WORST CASE TRANSMISSION LINE DELAY IS SHOWN AND CAN BE USED FOR THE OUTPUT TIMING ANALYSIS TO REFLECT THE TRANSMISSION LINE EFFECT AND MUST BE CONSIDERED. THE TRANSMISSION LINE (TD) IS FOR LOAD ONLY AND DOES NOT AFFECT THE DATA SHEET TIMING SPECIFICATIONS.**

**ANALOG DEVICES RECOMMENDS USING THE IBIS MODEL TIMING FOR A GIVEN SYSTEM REQUIREMENT. IF NECESSARY, A SYSTEM MAY INCORPORATE EXTERNAL DRIVERS TO COMPENSATE FOR ANY TIMING DIFFERENCES.** 

<span id="page-54-6"></span>Figure 41. Equivalent Device Loading for AC Measurements (Includes All Fixtures)

### <span id="page-54-2"></span>**CAPACITIVE LOADING**

Output delays and holds are based on standard capacitive loads: 30 pF on all pins (see [Figure 41\)](#page-54-6). [Figure 45](#page-55-1) and [Figure 46](#page-55-2) show graphically how output delays and holds vary with load capacitance. The graphs of [Figure 43](#page-54-7) through [Figure 46](#page-55-2) may not be linear outside the ranges shown for Typical Output Delay vs. Load Capacitance and Typical Output Rise Time (20% to 80%, V = Min) vs. Load Capacitance.



<span id="page-54-7"></span>Figure 43. Typical Output Rise/Fall Time (20% to 80%,  $V_{DDEXT} = Max$ )



Figure 44. Typical Output Rise/Fall Time (20% to 80%,  $V_{DDEXT} = Min$ )



Figure 45. Typical Output Rise/Fall Delay ( $V_{DD\_EXT}$  = Max)

<span id="page-55-1"></span>

<span id="page-55-2"></span>Figure 46. Typical Output Rise/Fall Delay ( $V_{DDEXT} = Min$ )

### <span id="page-55-0"></span>**THERMAL CHARACTERISTICS**

The ADSP-2148x processor is rated for performance over the temperature range specified in [Operating Conditions on](#page-17-1) [Page 18](#page-17-1).

The JESD51 package thermal characteristics in this section are provided for package comparison and estimation purposes only. They are not intended for accurate system temperature calculation. System thermal simulation is required for accurate temperature analysis that accounts for all specific 3D system design features, including, but not limited to other heat sources, use of heat-sinks, and the system enclosure. Contact Analog Devices for package thermal models that are intended for use with thermal simulation tools.

In [Table 55,](#page-56-0) [Table 56,](#page-56-1) and [Table 57,](#page-56-2) airflow measurements comply with JEDEC standards JESD51-2 and JESD51-6, and the junction-to-board measurement complies with JESD51-8. Test board design complies with JEDEC standards JESD51-7 (LQF-P\_EP). The junction-to-case measurement complies with MIL-STD-883. All measurements use a 2S2P JEDEC test board.

To estimate the junction temperature of a single device while on a JEDEC 2S2P PCB, use:

$$
T_J = T_{CASE} + (\Psi_{JT} \times P_D)
$$

where:

 $T_I$  = junction temperature  ${}^{\circ}$ C

 $T_{CASE}$  = case temperature ( $°C$ ) measured at the top center of the package

 $\Psi_{IT}$  = junction-to-top (of package) characterization parameter is the typical value from [Table 55,](#page-56-0) [Table 56,](#page-56-1) and [Table 57.](#page-56-2)

#### $P_D$  = power dissipation

Values of  $\theta_{JA}$  are provided for package comparison and PCB design considerations.  $\theta_{IA}$  can be used for a first-order approximation of  $T_I$  by the equation:

$$
T_J = T_A + (\theta_{JA} \times P_D)
$$

where:

 $T_A$  = ambient temperature  ${}^{\circ}$ C

Note that the thermal characteristics values provided in [Table 55,](#page-56-0) [Table 56](#page-56-1), and [Table 57](#page-56-2) are modeled values.

<span id="page-56-0"></span>

<b>Parameter</b>	Condition	<b>Typical</b>	Unit
$\theta_{JA}$	Airflow = $0 \text{ m/s}$	22.6	°C/W
$\theta$ jma	Airflow = $1 \text{ m/s}$	18.2	$\degree$ C/W
$\theta$ jma	Airflow = $2 \text{ m/s}$	17.3	°C/W
$\theta$ <sub>IC</sub>		7.9	$\degree$ C/W
$\Psi$	Airflow = $0 \text{ m/s}$	0.22	°C/W
$\Psi_{JMT}$	Airflow = $1 \text{ m/s}$	0.36	°C/W
$\Psi_{\text{JMT}}$	Airflow = $2 \text{ m/s}$	0.44	°C/W

<span id="page-56-1"></span>**Table 56. Thermal Characteristics for 100-Lead LQFP\_EP**

<b>Parameter</b>	<b>Condition</b>	<b>Typical</b>	Unit
$\theta_{JA}$	Airflow = $0 \text{ m/s}$	17.8	°C/W
$\theta$ jma	Airflow = $1 \text{ m/s}$	15.4	$\degree$ C/W
$\theta$ jma	Airflow = $2 \text{ m/s}$	14.6	$\degree$ C/W
$\theta_{\text{JC}}$		2.4	°C/W
$\Psi$ jt	Airflow = $0 \text{ m/s}$	0.24	°C/W
$\Psi_{\text{JMT}}$	Airflow = $1 \text{ m/s}$	0.37	$\degree$ C/W
$\Psi_{\mathsf{JMT}}$	Airflow = $2 \text{ m/s}$	0.51	°C/W

<span id="page-56-2"></span>**Table 57. Thermal Characteristics for 176-Lead LQFP\_EP** 

<b>Parameter</b>	Condition	<b>Typical</b>	Unit
$\theta_{JA}$	Airflow = $0 \text{ m/s}$	16.9	°C/W
$\theta$ jma	Airflow = $1 \text{ m/s}$	14.6	°C/W
$\theta$ jma	Airflow = $2 \text{ m/s}$	13.8	°C/W
$\theta_{\text{JC}}$		2.3	$\degree$ C/W
$\Psi_{\text{IT}}$	Airflow = $0 \text{ m/s}$	0.21	°C/W
$\Psi_{JMT}$	Airflow = $1 \text{ m/s}$	0.32	°C/W
$\Psi_{\text{JMT}}$	Airflow = $2 \text{ m/s}$	0.41	°C/W

<span id="page-56-3"></span>**Table 58. Thermal Diode Parameters – Transistor Model<sup>1</sup>**

### **Thermal Diode**

The ADSP-2148x processors incorporate thermal diode/s to monitor the die temperature. The thermal diode of is a grounded collector, PNP Bipolar Junction Transistor (BJT). The THD\_P pin is connected to the emitter and the THD\_M pin is connected to the base of the transistor. These pins can be used by an external temperature sensor (such as ADM 1021A or LM86 or others) to read the die temperature of the chip.

The technique used by the external temperature sensor is to measure the change in VBE when the thermal diode is operated at two different currents. This is shown in the following equation:

$$
\Delta V_{BE} = n \times \frac{kT}{q} \times ln(N)
$$

where:

 $n =$  multiplication factor close to 1, depending on process variations

- *k* = Boltzmann's constant
- $T =$  temperature ( $^{\circ}$ C)
- *q* = charge of the electron
- *N* = ratio of the two currents

The two currents are usually in the range of 10 micro Amperes to 300 micro Amperes for the common temperature sensor chips available.

[Table 58](#page-56-3) contains the thermal diode specifications using the transistor model.



<sup>1</sup> See Engineer-to-Engineer Note Using the On-Chip Thermal Diode on Analog Devices Processors (EE-346).

 $^{\rm 2}$  Analog Devices does not recommend operation of the thermal diode under reverse bias.

<span id="page-56-4"></span><sup>3</sup> Specified by design characterization.

<sup>4</sup>The ideality factor, nQ, represents the deviation from ideal diode behavior as exemplified by the diode equation: I<sub>C</sub> = I<sub>S</sub> × (e<sup>qVBE/nqkT</sup> –1) where I<sub>S</sub> = saturation current, q = electronic charge, V<sub>BE</sub> = voltage

 $^5$  The series resistance (R<sub>T</sub>) can be used for more accurate readings as needed.

### <span id="page-57-0"></span>88-LEAD LFCSP\_VQ LEAD ASSIGNMENT

[Table 59](#page-57-1) lists the 88-Lead LFCSP\_VQ package lead names.

<span id="page-57-1"></span>



\* Lead no. 89 is the GND supply (see [Figure 47](#page-58-0) and [Figure 48\)](#page-58-1) for the processor; this pad must be **robustly** connected to GND for the processor to function.

[Figure 47](#page-58-0) shows the top view of the 88-lead LFCSP\_VQ pin configuration. [Figure 48](#page-58-1) shows the bottom view.



Figure 47. 88-Lead LFCSP\_VQ Lead Configuration (Top View)

<span id="page-58-0"></span>

<span id="page-58-1"></span>Figure 48. 88-Lead LFCSP\_VQ Lead Configuration (Bottom View)

### <span id="page-59-0"></span>100-LEAD LQFP\_EP LEAD ASSIGNMENT



<span id="page-59-1"></span>**Table 60. 100-Lead LQFP\_EP Lead Assignments (Numerical by Lead Number)**

MLB pins (pins 83, 84, 85, 87, and 89) are available for automotive models only. For non-automotive models, these pins should be connected to ground (GND).

\* Do not make any electrical connection to this pin.

\*\* Pin no. 101 (exposed pad) is the GND supply (see [Figure 49](#page-60-0) and [Figure 50\)](#page-60-1) for the processor; this pad must be **robustly** connected to GND.

[Figure 49](#page-60-0) shows the top view of the 100-lead LQFP\_EP lead configuration. [Figure 50](#page-60-1) shows the bottom view of the 100-lead LQFP\_EP lead configuration.



Figure 49. 100-Lead LQFP\_EP Lead Configuration (Top View)

<span id="page-60-0"></span>

<span id="page-60-1"></span>Figure 50. 100-Lead LQFP\_EP Lead Configuration (Bottom View)

### <span id="page-61-0"></span>176-LEAD LQFP\_EP LEAD ASSIGNMENT



<span id="page-61-1"></span>**Table 61. ADSP-21486 176-Lead LQFP\_EP Lead Assignment (Numerical by Lead Number)**

\* Do not make any electrical connection to this pin.

\*\* Lead no. 177 (exposed pad) is the GND supply (see [Figure 51](#page-64-0) and [Figure 52\)](#page-64-1) for the processor; this pad must be **robustly** connected to GND.

**Table 62. ADSP-21483, ADSP-21487, ADSP-21488, and ADSP-21489 176-Lead LQFP\_EP Lead Assignment (Numerical by Lead Number)**



\* Do not make any electrical connection to this pin.

\*\* Lead no. 177 (exposed pad) is the GND supply (see [Figure 51](#page-64-0) and [Figure 52\)](#page-64-1) for the processor; this pad must be **robustly** connected to GND.

**Table 63. Automotive Models ADSP-21488, and ADSP-21489 176-Lead LQFP\_EP Lead Assignment (Numerical by Lead Number)**



\* Do not make any electrical connection to this pin.

\*\* Lead no. 177 (exposed pad) is the GND supply (see [Figure 51](#page-64-0) and [Figure 52\)](#page-64-1) for the processor; this pad must be **robustly** connected to GND.

[Figure 51](#page-64-0) shows the top view of the 176-lead LQFP\_EP lead configuration. [Figure 52](#page-64-1) shows the bottom view of the 176-lead LQFP\_EP lead configuration.



Figure 51. 176-Lead LQFP\_EP Lead Configuration (Top View)

<span id="page-64-0"></span>

<span id="page-64-1"></span>Figure 52. 176-Lead LQFP\_EP Lead Configuration (Bottom View)

### <span id="page-65-0"></span>OUTLINE DIMENSIONS

The ADSP-2148x processors are available in 88-lead LFCSP\_VQ, 100-lead LQFP\_EP, and 176-lead LQFP\_EP RoHS compliant packages.



Figure 53.  $\,$  88-Lead Lead Frame Chip Scale Package [LFCSP\_VQ $^{\rm 1}$ ]

(CP-88-5)

Dimensions shown in millimeters

<sup>1</sup> For information relating to the exposed pad on the CP-88-5 package, see the table endnote [on Page 58.](#page-57-1)



Figure 54. 100-Lead Low Profile Quad Flat Package, Exposed Pad [LQFP\_EP]<sup>1</sup> (SW-100-2) Dimensions shown in millimeters

<sup>1</sup> For information relating to the exposed pad on the SW-100-2 package, see the table endnote [on Page 60.](#page-59-1)



Figure 55. 176-Lead Low Profile Quad Flat Package, Exposed Pad [LQFP\_EP]<sup>1</sup> (SW-176-2) Dimensions shown in millimeters

<sup>1</sup> For information relating to the exposed pad on the SW-176-2 package, see the table endnote [on Page 62.](#page-61-1)

### <span id="page-67-0"></span>**SURFACE-MOUNT DESIGN**

The exposed pad is required to be electrically and thermally connected to GND. Implement this by soldering the exposed pad to a GND PCB land that is the same size as the exposed pad. The GND PCB land should be robustly connected to the GND plane in the PCB for best electrical and thermal performance. No separate GND pins are provided in the package.

### <span id="page-68-0"></span>**AUTOMOTIVE PRODUCTS**

The following models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore designers should review the [Specifications](#page-17-0) section of

this data sheet carefully. Only the automotive grade products shown in [Table 64](#page-68-1) are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

#### <span id="page-68-1"></span>**Table 64. Automotive Products**



<sup>1</sup>Z =RoHS Compliant Part.

 $2$ W = automotive applications.

 $3$  xx denotes the current die revision.

 ${}^4\mathrm{RL}$  = Tape and Reel.

 $5$  Referenced temperature is junction temperature. See [Operating Conditions on Page 18](#page-17-1) for junction temperature (T<sub>J</sub>) specification.<br> $6$ This product contains IP from Dolby, DTS and DTLA. Proper software licenses require

<span id="page-68-2"></span>

### <span id="page-69-0"></span>**ORDERING GUIDE**





 ${}^{1}Z$  = RoHS compliant part.

 $^2$  RL = Tape and Reel. <br>  $^3$  Referenced temperature is junction temperature. See Operating Conditions on Page 18 for junction temperature (T<sub>J</sub>) specification.

<span id="page-70-0"></span><sup>4</sup>The ADSP-21483, ADSP-21486, and ADSP-21487 models are available with factory programmed ROM including the latest multichannel audio decoding and post-processing algorithms from Dolby Labs and DTS. ROM contents may vary depending on chip version and silicon revision. Visit www.analog.com for complete information.

<span id="page-70-1"></span><sup>5</sup> See Engineer-to-Engineer Note Static Voltage Scaling for ADSP-2148x SHARC Processors (EE-357) for operating ADSP-2148x processors at 450 MHz.

<span id="page-70-2"></span><sup>6</sup>This product contains a -140 dB sample rate converter.

I<sup>2</sup>C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

**©2020 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09018-2/20(H)**



www.analog.com