<span id="page-0-0"></span>

LTM8063

# 40V<sub>IN</sub>, 2A Silent Switcher µModule Regulator

### FEATURES

- <sup>n</sup> **Low Noise Silent Switcher**® **Architecture**
- <sup>n</sup> **Wide Input Voltage Range: 3.2V to 40V**
- Wide Output Voltage Range: 0.8V to 15V
- **n** 2A Continuous Output Current at 12V<sub>IN</sub>, 5V<sub>0UT</sub>,  $T_A = 85^\circ C$
- <sup>n</sup> **2.5A Peak Current**
- Selectable Switching Frequency: 200kHz to 2.2MHz
- **External Synchronization**
- $\blacksquare$  Configurable as an Inverter
- 6.25mm  $\times$  4mm  $\times$  2.22mm BGA Package

### **APPLICATIONS**

- Automotive Battery Regulation
- **Power for Portable Products**
- Distributed Supply Regulation
- Industrial Supplies
- Wall Transformer Regulation

## TYPICAL APPLICATION



### **DESCRIPTION**

The LTM®8063 is a 40V<sub>IN</sub>, 2A continuous, 2.5A peak, stepdown µModule® (power module) regulator. Included in the package are the switching controller, power switches, inductor, and all support components. Operating over an input voltage range of 3.2V to 40V, the LTM8063 supports an output voltage range of 0.8V to 15V and a switching frequency range of 200kHz to 2.2MHz, each set by a single resistor. Only the input and output filter capacitors are needed to finish the design.

The low profile package enables utilization of unused space on the bottom of PC boards for high density point of load regulation. The LTM8063 is packaged in a thermally enhanced, compact over-molded ball grid array (BGA) package suitable for automated assembly by standard surface mount equipment. The LTM8063 is RoHS compliant.

All registered trademarks and trademarks are the property of their respective owners.

#### **Efficiency vs Load Current**



1

# **TABLE OF CONTENTS**



### <span id="page-2-1"></span><span id="page-2-0"></span>ABSOLUTE MAXIMUM RATINGS PIN CONFIGURATION

**(Notes 1, 2)**





# ORDER INFORMATION



• Device temperature grade is indicated by a label on the shipping container. • This product is not recommended for second side reflow.

• Pad or ball finish code is per IPC/JEDEC J-STD-609.

This product is moisture sensitive. For more information, go to Recommended BGA PCB Assembly and Manufacturing Procedures.

• BGA Package and Tray Drawings

### <span id="page-3-0"></span>ELECTRICAL CHARACTERISTICS The  $\bullet$  denotes the specifications which apply over the specified operating

**temperature range, otherwise specifications are at TJ = 25°C. VIN = 12V, RUN = 2V, unless otherwise noted.**



**Note 1:** Stresses beyond those listed under [Absolute Maximum Ratings](#page-2-1) may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** Unless otherwise noted, the absolute minimum voltage is zero. **Note 3:** The LTM8063E is guaranteed to meet performance specifications from 0°C to 125°C internal. Specifications over the full –40°C to 125°C internal operating temperature range are assured by design, characterization and correlation with statistical process controls. The LTM8063I is guaranteed to meet specifications over the full -40°C to 125°C internal operating temperature range. Note that the maximum internal temperature is determined by specific operating conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.

 $\varDelta$ 

**Note 4:** The LTM8063 contains overtemperature protection that is intended to protect the device during momentary overload conditions. The internal temperature exceeds the maximum operating junction temperature when the overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

**Note 5:** PG transitions from low to high.

### <span id="page-4-1"></span><span id="page-4-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS **TA = 25°C, unless otherwise noted.**













90 80 EFFICIENCY (%) EFFICIENCY (%) 60  $12V_{IN}$ 24V $_{\sf IN}$ L, 36V $_{\sf IN}$  $\frac{1}{0}$ 0 0.5 1 1.5 2 2.5 LOAD CURRENT (A) 8063 G07



 $12V_{IN}$  $24V_{IN}$  $-$  36V<sub>IN</sub> LOAD CURRENT (A) 0 0.5 1 1.5 2 2.5  $55\frac{1}{0}$ 65 EFFICIENCY (%) 85 95 EFFICIENCY (%)

Rev C

8063 G09

www.datasheetall.com

### TYPICAL PERFORMANCE CHARACTERISTICS **TA <sup>=</sup> 25°C, unless otherwise noted.**

















**Input vs Load Current, VOUT = 1.2V**



### TYPICAL PERFORMANCE CHARACTERISTICS **TA = 25°C, unless otherwise noted.**



Rev C

7

### TYPICAL PERFORMANCE CHARACTERISTICS **TA <sup>=</sup> 25°C, unless otherwise noted.**



### TYPICAL PERFORMANCE CHARACTERISTICS

**TA = 25°C, unless otherwise noted.**



9

# TYPICAL PERFORMANCE CHARACTERISTICS **TA <sup>=</sup> 25°C, unless otherwise noted.**



### <span id="page-10-0"></span>PIN FUNCTIONS

**GND (Bank 1, A1, A4):** Tie these GND pins to a local ground plane below the LTM8063 and the circuit components. In most applications, the bulk of the heat flow out of the LTM8063 is through these pads, so the printed circuit design has a large impact on the thermal performance of the part. See the PCB Layout and Thermal Considerations sections for more details.

**V<sub>IN</sub>** (Bank 2): V<sub>IN</sub> supplies current to the LTM8063's internal regulator and to the internal power switches. These pins must be locally bypassed with an external, low ESR capacitor; see [Table 1](#page-12-1) for recommended values.

**V<sub>OUT</sub> (Bank 3):** Power Output Pins. Apply the output filter capacitor and the output load between these pins and GND pins.

**RUN (Pin B3):** Pull the RUN pin below 0.9V to shut down the LTM8063. Tie to 1.2V or more for normal operation. If the shutdown feature is not used, tie this pin to the  $V_{IN}$  pin.

**RT (Pin C1):** The RT pin is used to program the switching frequency of the LTM8063 by connecting a resistor from this pin to ground. The [Applications Information](#page-12-2) section of the data sheet includes a table to determine the resistance value based on the desired switching frequency. Minimize capacitance at this pin. Do not drive this pin.

**SYNC (Pin B2):** External clock synchronization input and operational mode. This pin programs four different operating modes:

1. Burst Mode® Operation. Tie this pin to ground for Burst Mode operation at low output loads—this will result in ultralow quiescent current.

- 2. Pulse-skipping mode. Float this pin for pulse-skipping mode. This mode offers full frequency operation down to low output loads before pulse skipping occurs.
- 3. Spread spectrum mode. Tie this pin high (between 2.9V and 4.2V) for pulse-skipping mode with spread spectrum modulation.
- 4. Synchronization mode. Drive this pin with a clock source to synchronize to an external frequency. During synchronization the part will operate in pulse-skipping mode.

**PG (Pin B1):** The PG pin is the open-collector output of an internal comparator. PG remains low until the FB pin voltage is within about 10% of the final regulation voltage. The PG signal is valid when  $V_{IN}$  is above 3.2V. If  $V_{IN}$ is above 3.2V and RUN is low, PG will drive low. If this function is not used, leave this pin floating.

**FB (Pin A2):** The LTM8063 regulates its FB pin to 0.77V. Connect the adjust resistor from this pin to ground. The value of  $R_{FB}$  is given by the equation  $R_{FB} = 192.73/$  $(V<sub>OUT</sub> - 0.774)$ , where R<sub>FB</sub> is in kΩ.

**TR/SS (Pin A3):** The TR/SS pin is used to provide a softstart or tracking function. The internal 2μA pull-up current in combination with an external capacitor tied to this pin creates a voltage ramp. If TR/SS is less than about 0.77V, the FB voltage tracks to this value. The soft-start ramp time is approximated by the equation  $t = 0.39 \cdot C$  where C is in μF. For tracking, tie a resistor divider to this pin from the tracked output. This pin is pulled to ground with an internal MOSFET during shutdown and fault conditions; use a series resistor if driving from a low impedance output. This pin may be left floating if the tracking function is not needed.

# <span id="page-11-1"></span><span id="page-11-0"></span>BLOCK DIAGRAM



**LTM8063 Block Diagram**

# **OPERATION**

The LTM8063 is a stand-alone non-isolated step-down switching DC/DC power supply that can deliver up to 2.5A. The continuous current is determined by the internal operating temperature. It provides a precisely regulated output voltage programmable via one external resistor from 0.8V to 15V. The input voltage range is 3.2V to 40V. Given that the LTM8063 is a step-down converter, make sure that the input voltage is high enough to support the desired output voltage and load current. A simplified [Block](#page-11-1) [Diagram](#page-11-1) is given above.

The LTM8063 contains a current mode controller, power switching elements, power inductor and a modest amount of input and output capacitance. The LTM8063 is a fixed frequency PWM regulator. The switching frequency is set by simply connecting the appropriate resistor value from the RT pin to GND.

The RUN pin is used to place the LTM8063 in shutdown, disconnecting the output and reducing the input current to a few µA.

To enhance efficiency, the LTM8063 automatically switches to Burst Mode operation in light or no load situations. Between bursts, all circuitry associated with controlling the output switch is shut down reducing the input supply current to just a few µA.

The oscillator reduces the LTM8063's operating frequency when the voltage at the FB pin is low. This frequency foldback helps to control the output current during start-up and overload.

The TR/SS node acts as an auxiliary input to the error amplifier. The voltage at FB servos to the TR/SS voltage until TR/SS goes above 0.77V. Soft-start is implemented by generating a voltage ramp at the TR/SS pin using an external capacitor which is charged by an internal constant current. Alternatively, driving the TR/SS pin with a signal source or resistive network provides a tracking function. Do not drive the TR/SS pin with a low impedance voltage source. See the [Applications Information](#page-12-2) section for more details.

The LTM8063 contains a power good comparator which trips when the FB pin is at about 90% to 110% of its regulated value. The PG output is an open-drain transistor that is off when the output is in regulation, allowing an external resistor to pull the PG pin high. The PG signal is valid when  $V_{IN}$  is above 3.2V. If  $V_{IN}$  is above 3.2V and RUN is low, PG will drive low.

The LTM8063 is equipped with a thermal shutdown that inhibits power switching at high junction temperatures. The activation threshold of this function is above the maximum temperature rating to avoid interfering with normal operation, so prolonged or repetitive operation under a condition in which the thermal shutdown activates may damage or impair the reliability of the device

<span id="page-12-2"></span><span id="page-12-0"></span>For most applications, the design process is straightforward, summarized as follows:

- 1. Look at [Table 1](#page-12-1) and find the row that has the desired input range and output voltage.
- 2. Apply the recommended,  $C_{IN}$ ,  $C_{OUT}$ ,  $R_{FB}$  and  $R_T$  values.
- 3. Apply the  $C_{FF}$  (from  $V_{OUT}$  to  $F_B$ ) as required.

While these component combinations have been tested for proper operation, it is incumbent upon the user to verify proper operation over the intended system's line, load and environmental conditions. Bear in mind that the maximum output current is limited by junction temperature, the relationship between the input and output voltage magnitude and polarity and other factors. Please refer to the graphs in the [Typical Performance Characteristics](#page-4-1) section for quidance.

The maximum frequency (and attendant  $R_T$  value) at which the LTM8063 should be allowed to switch is given in [Table 1](#page-12-1) in the Maximum  $f_{SW}$  column, while the recommended frequency (and  $R<sub>T</sub>$  value) for optimal efficiency over the given input condition is given in the  $f_{SW}$  column. There are additional conditions that must be satisfied if the synchronization function is used. Please refer to the Synchronization section for details.



<span id="page-12-1"></span>**Table 1. Recommended Component Values and Configuration (** $T_A = 25^\circ C$ **)** 

1. The LTM8063 may be capable of lower input voltages but may skip switching cycles.

2. An input bulk capacitor is required

#### **Capacitor Selection Considerations**

The C<sub>IN</sub> and C<sub>OUT</sub> capacitor values in Table 1 are the minimum recommended values for the associated operating conditions. Applying capacitor values below those indicated in [Table 1](#page-12-1) is not recommended and may result in undesirable operation. Using larger values is generally acceptable, and can yield improved dynamic response, if it is necessary. Again, it is incumbent upon the user to verify proper operation over the intended system's line, load and environmental conditions.

Ceramic capacitors are small, robust and have very low ESR. However, not all ceramic capacitors are suitable. X5R and X7R types are stable over temperature and applied voltage and give dependable service. Other types, including Y5V and Z5U have very large temperature and voltage coefficients of capacitance. In an application circuit they may have only a small fraction of their nominal capacitance resulting in much higher output voltage ripple than expected.

Ceramic capacitors are also piezoelectric. In Burst Mode operation, the LTM8063's switching frequency depends on the load current, and can excite a ceramic capacitor at audio frequencies, generating audible noise. Since the LTM8063 operates at a lower current limit during Burst Mode operation, the noise is typically very quiet to a casual ear.

If this audible noise is unacceptable, use a high performance electrolytic capacitor at the output. It may also be a parallel combination of a ceramic capacitor and a low cost electrolytic capacitor.

A final precaution regarding ceramic capacitors concerns the maximum input voltage rating of the LTM8063. A ceramic input capacitor combined with trace or cable inductance forms a high-Q (underdamped) tank circuit. If the LTM8063 circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the device's rating. This situation is easily avoided; see the Hot-Plugging Safely section.

#### **Frequency Selection**

The LTM8063 uses a constant frequency PWM architecture that can be programmed to switch from 200kHz to 2.2MHz by using a resistor tied from the RT pin to around. [Table 2](#page-13-0) provides a list of  $R<sub>T</sub>$  resistor values and their resultant frequencies.

<span id="page-13-0"></span>



#### **Operating Frequency Trade-Offs**

It is recommended that the user apply the optimal  $R_T$ value given in [Table 1](#page-12-1) for the input and output operating condition. System level or other considerations, however, may necessitate another operating frequency. While the LTM8063 is flexible enough to accommodate a wide range of operating frequencies, a haphazardly chosen one may result in undesirable operation under certain operating or fault conditions. A frequency that is too high can reduce efficiency, generate excessive heat or even damage the LTM8063 if the output is overloaded or short-circuited. A frequency that is too low can result in a final design that has too much output ripple or too large of an output capacitor.

#### **Maximum Load**

The maximum practical continuous load that the LTM8063 can drive, while rated at 2A, actually depends upon both the internal current limit and the internal temperature.

The internal current limit is designed to prevent damage to the LTM8063 in the case of overload or short-circuit. The internal temperature of the LTM8063 depends upon operating conditions such as the ambient temperature, the power delivered, and the heat sinking capability of the system. For example, if the LTM8063 is configured to regulate at 1.2V, it may continuously deliver 2.5A from  $12V_{IN}$  if the ambient temperature is controlled to less than 55°C. This is higher than the 2A continuous rating. Please see the "Derating,  $V_{OUT} = 1.2V$ " curve in the [Typical Per](#page-4-1)[formance Characteristics](#page-4-1) section. Similarly, if the output voltage is 15V and the ambient temperature is 100°C, the LTM8063 will deliver less than 100mA from  $36V_{IN}$ , which is less than the 2A continuous rating.

#### **Load Sharing**

The LTM8063 is not designed to load share.

#### **Burst Mode Operation**

To enhance efficiency at light loads, the LTM8063 automatically switches to Burst Mode operation which keeps the output capacitor charged to the proper voltage while minimizing the input quiescent current. During Burst Mode operation, the LTM8063 delivers single cycle bursts of current to the output capacitor followed by sleep periods where most of the internal circuitry is powered off and energy is delivered to the load by the output capacitor. During the sleep time,  $V_{IN}$  quiescent current is greatly reduced, so, as the load current decreases towards a no load condition, the percentage of time that the LTM8063 operates in sleep mode increases and the average input current is greatly reduced, resulting in higher light load efficiency.

Burst Mode operation is enabled by tying SYNC to GND.

#### **Minimum Input Voltage**

The LTM8063 is a step-down converter, so a minimum amount of headroom is required to keep the output in regulation. Keep the input above 3.2V to ensure proper operation. Voltage transients or ripple valleys that cause the input to fall below 3.2V may turn off the LTM8063.

#### **Output Voltage Tracking and Soft-Start**

The LTM8063 allows the user to adjust its output voltage ramp rate by means of the TR/SS pin. An internal 2μA pulls up the TR/SS pin to about 2.4V. Putting an external capacitor on TR/SS enables soft starting the output to reduce current surges on the input supply. During the soft-start ramp the output voltage will proportionally track the TR/ SS pin voltage. For output tracking applications, TR/SS can be externally driven by another voltage source. From 0V to 0.77V, the TR/SS voltage will override the internal 0.77V reference input to the error amplifier, thus regulating the FB pin voltage to that of the TR/SS pin. When TR/ SS is above 0.77V, tracking is disabled and the feedback voltage will regulate to the internal reference voltage. The TR/SS pin may be left floating if the function is not needed.

An active pull-down circuit is connected to the TR/SS pin which will discharge the external soft-start capacitor in the case of fault conditions and restart the ramp when the faults are cleared. Fault conditions that clear the soft-start capacitor are the RUN pin transitioning low,  $V_{IN}$  voltage falling too low, or thermal shutdown.

#### **Pre-Biased Output**

As discussed in the Output Voltage Tracking and Soft-Start section, the LTM8063 regulates the output to the FB voltage determined by the TR/SS pin whenever TR/ SS is less than 0.77V. If the LTM8063 output is higher than the target output voltage, the LTM8063 will attempt to regulate the output to the target voltage by returning a small amount of energy back to the input supply. If there is nothing loading the input supply, its voltage may rise. Take care that it does not rise so high that the input voltage exceeds the absolute maximum rating of the LTM8063.

#### **Frequency Foldback**

The LTM8063 is equipped with frequency foldback which acts to reduce the thermal and energy stress on the internal power elements during a short circuit or output overload condition. If the LTM8063 detects that the output has fallen out of regulation, the switching frequency is reduced as a function of how far the output is below the target voltage. This in turn limits the amount of energy that can

be delivered to the load under fault. During the start-up time, frequency foldback is also active to limit the energy delivered to the potentially large output capacitance of the load. When a clock is applied to the SYNC pin, the SYNC pin is floated or held high, the frequency foldback is disabled, and the switching frequency will slow down only during overcurrent conditions.

#### **Synchronization**

To select low ripple Burst Mode operation, tie the SYNC pin below about 0.4V (this can be ground or a logic low output). To synchronize the LTM8063 oscillator to an external frequency, connect a square wave (with about 20% to 80% duty cycle) to the SYNC pin. The square wave amplitude should have valleys that are below 0.4V and peaks above 1.5V.

The LTM8063 will not enter Burst Mode operation at low output loads while synchronized to an external clock, but instead will pulse skip to maintain regulation. The LTM8063 may be synchronized over a 200kHz to 2.2MHz range. The  $R<sub>T</sub>$  resistor should be chosen to set the switching frequency equal to or below the lowest synchronization input. For example, if the synchronization signal will be 500kHz and higher, the  $R<sub>T</sub>$  should be selected for 500kHz.

For some applications it is desirable for the LTM8063 to operate in pulse-skipping mode, offering two major differences from Burst Mode operation. The first is that the clock stays awake at all times and all switching cycles are aligned to the clock. The second is that full switching frequency is reached at lower output load than in Burst Mode operation. These two differences come at the expense of increased quiescent current. To enable pulse-skipping mode, the SYNC pin is floated.

The LTM8063 features spread spectrum operation to further reduce EMI/EMC emissions. To enable spread spectrum operation, apply between 2.9V and 4.2V to the SYNC pin. In this mode, triangular frequency modulation is used to vary the switching frequency between the value programmed by  $R<sub>T</sub>$  to about 20% higher than that value. The modulation frequency is about 3kHz. For example, when

the LTM8063 is programmed to 2MHz, the frequency will vary from 2MHz to 2.4MHz at a 3kHz rate. When spread spectrum operation is selected, Burst Mode operation is disabled, and the part will run in pulse-skipping mode.

The LTM8063 does not operate in forced continuous mode regardless of SYNC signal.

#### **Negative Output**

The LTM8063 is capable of generating a negative output voltage by connecting its  $V_{\text{OUT}}$  to system GND and the LTM8063 GND to the negative voltage rail. An example of this is shown in the [Typical Applications](#page-19-1) section. The most versatile way to generate a negative output is to use a dedicated regulator that was designed to generate a negative voltage, but using a buck regulator like the LTM8063 to generate a negative voltage is a simple and cost effective solution, as long as certain restrictions are kept in mind.

[Figure 1](#page-15-0) shows a typical negative output voltage application. Note that LTM8063  $V_{OIII}$  is tied to system GND and input power is applied from  $V_{IN}$  to LTM8063  $V_{OUIT}$ . As a result, the LTM8063 is not behaving as a true buck regulator, and the maximum output current depends upon the input voltage. In the example shown in the [Typical Applications](#page-19-1) section, there is an attending graph that shows how much current the LTM8063 can deliver for given input voltages.



#### <span id="page-15-0"></span>**Figure 1. The LTM8063 Can Be Used to Generate a Negative Voltage**

Note that this configuration requires that any load current transient will directly impress the transient voltage onto the LTM8063 GND, as shown in [Figure 2,](#page-16-0) so fast load transients can disrupt the LTM8063's operation or even cause damage.



<span id="page-16-0"></span>**Figure 2. Any Output Voltage Transient Appears on LTM8063 GND** 

The C<sub>IN</sub> and C<sub>OUT</sub> capacitors in [Figure 3](#page-16-1) form an AC divider at the negative output voltage node. If  $V_{IN}$  is hot-plugged or rises quickly, the resultant  $V_{\text{OUT}}$  will be a positive transient, which may be unhealthy for the application load. An anti-parallel Schottky diode may be able to prevent this positive transient from damaging the load. The location of this Schottky diode is important. For example, in a system where the LTM8063 is far away from the load, placing the Schottky diode closest to the most sensitive load component may be the best design choice. Carefully evaluate whether the negative buck configuration is suitable for the application.



<span id="page-16-1"></span>**Figure 3. A Schottky Diode Can Limit the Transient Caused**  by a Fast Rising V<sub>IN</sub> to Safe Levels

#### **Shorted Input Protection**

Care needs to be taken in systems where the output is held high when the input to the LTM8063 is absent. This may occur in battery charging applications or in battery backup systems where a battery or some other supply is diode ORed with the LTM8063's output. If the  $V_{IN}$  pin is allowed to float and the RUN pin is held high (either by a logic signal or because it is tied to  $V_{IN}$ ), then the LTM8063's internal circuitry pulls its quiescent current through its internal power switch. This is fine if your system can tolerate a few milliamps in this state. If you ground the RUN pin, the internal current drops to essentially zero. However, if the  $V_{IN}$  pin is grounded while the output is held high, parasitic diodes inside the LTM8063 can pull large currents from the output through the  $V_{\text{IN}}$  pin. [Figure 4](#page-16-2) shows a circuit that runs only when the input voltage is present and that protects against a shorted or reversed input.



<span id="page-16-2"></span>**Figure 4. The Input Diode Prevents a Shorted Input from Discharging a Backup Battery Tied to the Output. It Also Protects the Circuit from a Reversed Input. The LTM8063 Runs Only When the Input Is Present**

#### **PCB Layout**

Most of the headaches associated with PCB layout have been alleviated or even eliminated by the high level of integration of the LTM8063. The LTM8063 is nevertheless a switching power supply, and care must be taken to minimize EMI and ensure proper operation. Even with the high level of integration, you may fail to achieve specified operation with a haphazard or poor layout. See [Figure 5](#page-17-0) for a suggested layout. Ensure that the grounding and heat sinking are acceptable.

A few rules to keep in mind are:

- 1. Place C<sub>FF</sub>, R<sub>FB</sub> and R<sub>T</sub> as close as possible to their respective pins.
- 2. Place the C<sub>IN</sub> capacitor as close as possible to the V<sub>IN</sub> and GND connection of the LTM8063.
- 3. Place the  $C_{\text{OUT}}$  capacitor as close as possible to the  $V_{\text{OUT}}$  and GND connection of the LTM8063.
- 4. Place the C<sub>IN</sub> and C<sub>OUT</sub> capacitors such that their ground currents flow directly adjacent to or underneath the LTM8063.

Rev C

5. Connect all of the GND connections to as large a copper pour or plane area as possible on the top layer. Avoid breaking the ground connection between the external components and the LTM8063.

6. Use vias to connect the GND copper area to the board's internal ground planes. Liberally distribute these GND vias to provide both a good ground connection and thermal path to the internal planes of the printed circuit board. Pay attention to the location and density of the thermal vias in [Figure 5.](#page-17-0) The LTM8063 can benefit from the heat-sinking afforded by vias that connect to internal GND planes at these locations, due to their proximity to internal power handling components. The optimum number of thermal vias depends upon the printed circuit board design. For example, a board might use very small via holes. It should employ more thermal vias than a board that uses larger holes.



<span id="page-17-0"></span>**Figure 5. Layout Showing Suggested External Components, GND Plane and Thermal Vias**

### **Hot-Plugging Safely**

The small size, robustness and low impedance of ceramic capacitors make them an attractive option for the input bypass capacitor of LTM8063. However, these capacitors can cause problems if the LTM8063 is plugged into a live supply (see Linear Technology Application Note 88 for a

complete discussion). The low loss ceramic capacitor combined with stray inductance in series with the power source forms an underdamped tank circuit, and the voltage at the  $V_{IN}$  pin of the LTM8063 can ring to more than twice the nominal input voltage, possibly exceeding the LTM8063's rating and damaging the part. If the input supply is poorly controlled or the LTM8063 is hot-plugged into an energized supply, the input network should be designed to prevent this overshoot. This can be accomplished by installing a small resistor in series to  $V_{IN}$ , but the most popular method of controlling input voltage overshoot is add an electrolytic bulk cap to the  $V_{IN}$  net. This capacitor's relatively high equivalent series resistance damps the circuit and eliminates the voltage overshoot. The extra capacitor improves low frequency ripple filtering and can slightly improve the efficiency of the circuit, though it is likely to be the largest component in the circuit.

#### **Thermal Considerations**

The LTM8063 output current may need to be derated if it is required to operate in a high ambient temperature. The amount of current derating is dependent upon the input voltage, output power and ambient temperature. The derating curves given in the [Typical Performance Char](#page-4-1)[acteristics](#page-4-1) section can be used as a guide. These curves were generated by the LTM8063 mounted to a 58cm<sup>2</sup> 4-layer FR4 printed circuit board. Boards of other sizes and layer count can exhibit different thermal behavior, so it is incumbent upon the user to verify proper operation over the intended system's line, load and environmental operating conditions.

For increased accuracy and fidelity to the actual application, many designers use FEA (Finite Element Analysis) to predict thermal performance. To that end, Page 2 of the data sheet typically gives four thermal coefficients:

 $\theta_{JA}$  – Thermal resistance from junction to ambient

 $\theta_{JCbottom}$  – Thermal resistance from junction to the bottom of the product case

 $\theta_{JCtop}$  – Thermal resistance from junction to top of the product case

 $\theta_{\text{JB}}$  – Thermal resistance from junction to the printed circuit board.

While the meaning of each of these coefficients may seem to be intuitive, JEDEC has defined each to avoid confusion and inconsistency. These definitions are given in JESD 51-12, and are quoted or paraphrased below:

θJA is the natural convection junction-to-ambient air thermal resistance measured in a one cubic foot sealed enclosure. This environment is sometimes referred to as "still air" although natural convection causes the air to move. This value is determined with the part mounted to a JESD 51-9 defined test board, which does not reflect an actual application or viable operating condition.

 $\theta$ JC bottom is the junction-to-board thermal resistance with all of the component power dissipation flowing through the bottom of the package. In the typical uModule regulator, the bulk of the heat flows out the bottom of the package, but there is always heat flow out into the ambient environment. As a result, this thermal resistance value may be useful for comparing packages but the test conditions don't generally match the user's application.

 $\theta$ <sub>JCtop</sub> is determined with nearly all of the component power dissipation flowing through the top of the package. As the electrical connections of the typical µModule regulator are on the bottom of the package, it is rare for an application to operate such that most of the heat flows from the junction to the top of the part. As in the case of  $\theta_{\text{JCbotton}}$ , this value may be useful for comparing packages but the test conditions don't generally match the user's application.

 $\theta_{JB}$  is the junction-to-board thermal resistance where almost all of the heat flows through the bottom of the µModule regulator and into the board, and is really the sum of the  $\theta_{JChottom}$  and the thermal resistance of the bottom of the part through the solder joints and through a portion of the board. The board temperature is measured a specified distance from the package, using a two sided, two layer board. This board is described in JESD 51-9.

Given these definitions, it should now be apparent that none of these thermal coefficients reflects an actual physical operating condition of a µModule regulator. Thus, none of them can be individually used to accurately predict the thermal performance of the product. Likewise, it would be inappropriate to attempt to use any one coefficient to correlate to the junction temperature vs load graphs given in the product's data sheet. The only appropriate way to use the coefficients is when running a detailed thermal analysis, such as FEA, which considers all of the thermal resistances simultaneously.

A simplified graphical representation of these thermal resistances is given in [Figure 6](#page-18-0). The blue resistances are contained within the µModule regulator, and the green are outside.

The die temperature of the LTM8063 must be lower than the maximum rating, so care should be taken in the layout of the circuit to ensure good heat sinking of the LTM8063. The bulk of the heat flow out of the LTM8063 is through the bottom of the package and the pads into the printed circuit board. Consequently a poor printed circuit board design can cause excessive heating, resulting in impaired performance or reliability. Please refer to the PCB Layout section for printed circuit board design suggestions.



<span id="page-18-0"></span>**Figure 6. Simplified Graphical Representation of the Thermal Resistance Between the Device Junction and Ambient**

## <span id="page-19-1"></span><span id="page-19-0"></span>TYPICAL APPLICATIONS

















### <span id="page-20-0"></span>PACKAGE PHOTO



## PACKAGE DESCRIPTION



#### **Table 3. LTM8063 Pinout (Sorted by Pin Number)**

# PACKAGE DESCRIPTION





**BGA Package 28-Lead (6.25mm** × **4mm** × **2.22mm)**

N



#### NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994

2. ALL DIMENSIONS ARE IN MILLIMETERS

 BALL DESIGNATION PER JEP95  $\sqrt{3}$ 

 $\sqrt{4}$ DETAILS OF PIN #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE PIN #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE

5. PRIMARY DATUM -Z- IS SEATING PLANE

 $\sqrt{6}$  PACKAGE ROW AND COLUMN LABELING MAY VARY AMONG µModule PRODUCTS. REVIEW EACH PACKAGE LAYOUT CAREFULLY !







**DIMENSIONS**

### <span id="page-22-0"></span>REVISION HISTORY



23 Rev C

# <span id="page-23-0"></span>TYPICAL APPLICATION



#### 12V<sub>OUT</sub> from 18.5V<sub>IN</sub> to 40V<sub>IN</sub> Step Down Converter

### DESIGN RESOURCES



# RELATED PARTS





Rev C