

LTM4659

### Ultrathin, Low V<sub>IN</sub> 10A Step-Down DC/DC µModule Regulator

### FEATURES

- <sup>n</sup> **Tiny Surface Mount, 4mm × 4mm × 1.43mm LGA**
- Silent Switcher<sup>®</sup>2 Architecture
- $\blacksquare$  **Ultralow EMI Noise**
- Input Voltage Range: 2.25V to 5.5V
- $\blacksquare$  Output Voltage Range: 0.5V to V<sub>IN</sub>
- 10A DC Output Current
- Current Mode Control, Fast Transient Response
- Multiphase Parallel Current Sharing with Multiple LTM4659s
- Output Soft-Start with Voltage Tracking
- External Frequency Synchronization
- Selectable Pulse-Skipping Mode
- Power Good Indicator
- Die Temperature Monitoring Output
- Overvoltage, Overcurrent, and Overtemperature Protection

### **APPLICATIONS**

- Telecom, Datacom, Networking System
- Optical Module
- Industrial Equipment
- **Point-of-Load Regulation**

### **DESCRIPTION**

The LTM®4659 is a complete 10A step-down switch-ing mode  $\mu$ Module® regulator in a tiny 4mm  $\times$  4mm  $\times$ 1.43mm LGA package. The package includes the switching controller, power MOSFETs, inductor and all support components. Operating over an input voltage range of 2.25V to 5.5V, the LTM4659 supports an output voltage range of 0.5V to  $V_{IN}$  set by external resistors. Its high-efficiency design delivers 10A continuous output current. Only ceramic input and output capacitors are needed.

The LTM4659 employs a Silent Switcher 2 architecture with internal hot loop bypass capacitors to achieve both low EMI and high efficiency at high switching frequencies.

TheLTM4659 also supports frequency synchronization, multiphase operation, selectable pulse-skipping mode (PSM) operation, and output voltage tracking for supply rail sequencing. Its high switching frequency and a current mode architecture enables a very fast transient response to line and load changes without sacrificing stability.

Fault protection features include overvoltage, overcurrent, and overtemperature protection. The LTM4659 is lead(Pb)-Free and RoHS-compliant.

All registered trademarks and trademarks are the property of their respective owners.

### <span id="page-0-0"></span>TYPICAL APPLICATION



#### **Efficiency vs Load Current**



#### Document Feedback www.datasheetall.com

1

# <span id="page-1-0"></span>ABSOLUTE MAXIMUM RATINGS PIN CONFIGURATION

**(Note 1)**



<span id="page-1-1"></span>**(See [Pin Functions](#page-5-0) and [Table 9](#page-22-0))**



# ORDER INFORMATION



• Contact the factory for parts specified with wider operating temperature ranges. \*Pad or ball finish code is per IPC/JEDEC J-STD-609.

• Recommended LGA and BGA PCB Assembly and Manufacturing Procedures

• LGA and BGA Package and Tray Drawings

#### **ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the specified operating **temperature range, otherwise specifications are at TA = 25°C (Note 2). VIN = 3.3V per the typical application.**



### **ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the specified operating

**temperature range, otherwise specifications are at TA = 25°C, (Note 2). VIN = 3.3V per the typical application.**



**Note 1:** Stresses beyond those listed under [Absolute Maximum Ratings](#page-1-0) may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LTM4659 is tested under pulsed load conditions such that  $T_J \approx T_A$ . The LTM4659E is guaranteed to meet performance specifications over the 0°C to 125°C internal operating temperature range. Specifications over the full –40°C to 125°C internal operating temperature range are assured by design, characterization and correlation with statistical process controls. The LTM4659I is guaranteed to meet specifications over the full -40°C to 125°C internal operating temperature range. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.

**Note 3:** See output current derating curves for different  $V_{IN}$ ,  $V_{OUT}$  and  $T_A$ . **Note 4:** Guaranteed by design.

4

# <span id="page-3-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS





### TYPICAL PERFORMANCE CHARACTERISTICS



Rev. 0

5

### <span id="page-5-0"></span>PIN FUNCTIONS



**PACKAGE ROW AND COLUMN LABELING MAY VARY AMONG µModule PRODUCTS. REVIEW EACH PACKAGE LAYOUT CAREFULLY.**

**GND (Pins A1, A2, B2, C2, D2, E1, E2):** Power Ground Pins for both Input and Output Returns.

**V<sub>IN</sub>** (Pins A3, B3, C3): The V<sub>IN</sub> pins supply current to the internal circuitry and topside power switch. All of the  $V_{\text{IN}}$ pins must be connected together with short, wide traces and bypassed to PGND with low ESR capacitors located as close as possible to the pins.

**COMP (Pin A4):** The COMP pin is the compensation node for the output voltage regulation control loop. Compensation components connected to this pin are referenced to AGND.

**RUN (Pin A5):** Run the Control Input of each Switching Mode Regulator Channel. Enables chip operation by connecting RUN above 0.4V. Connecting it to GND shuts down the part.

**SW (Pins B1, C1, D1):** Switching Node Internal High Current Path from MOSFET to Inductor. Connect with a solid cooper area or leave it floating.

**FB (Pin B4):** The negative input of the error amplifier for the switching mode regulator. The LTM4659 regulates the voltage between FB and AGND to 500mV. A resistor divider connecting to  $V_{\text{OUT}}$  sets the output voltage. In PolyPhase® operation, connecting the FB pins of the subordinate channels to  $V_{\text{IN}}$  to disable the internal error amplifier. See the [Applications Information](#page-8-0) section for details.

**V<sub>OUT</sub> (Pins B5, C5, D5, E5):** Power Output Pins of Each Switching Mode Regulator. Apply output load between these pins and GND pins. Recommend placing output decoupling capacitance directly between these pins and the GND pins.

**AGND (Pin C4):** The AGND pin is the ground reference for the internal analog circuitry, including the bandgap voltage reference. To achieve good load regulation, connect the AGND pin to the negative terminal of the output capacitor ( $C_{\text{OUT}}$ ) at the load. A drop in the high current power ground return path will be compensated. All of the signal components, such as the FB resistor dividers and soft-start capacitor, should be referenced to the AGND node. The AGND node carries very little current and, therefore, can be a minimal size trace.

**MODE/SYNC (Pin D3):** The MODE/SYNC pin facilitates multiphase operation and synchronization to an external clock. Depending on the mode of operation, the MODE/ SYNC pin either accepts an input clock pulse or outputs a clock pulse at its operating frequency. (See [Multiphase](#page-10-0) [Operation](#page-10-0) in the [Applications Information](#page-8-0) section). The MODE/SYNC pin also programs the mode of operation: pulse-skipping or forced continuous mode.

**SSTT (Pin D4):** Soft-Start, Tracking, and Temperature Monitor Pin. An internal 10μA current into an external capacitor on the soft-start pin programs the output voltage ramp rate during start-up. When SSTT is below 0.5V, the  $V_{FB}$  pin voltage will track the SSTT pin voltage. When SSTT is above 0.5V, the tracking function is disabled. The internal reference resumes control of the error amplifier and the SSTT pin servos to a voltage representative of junction temperature. For a clean recovery from an output short-circuit condition, the SSTT pin is pulled down to approximately 140mV above the  $V_{FB}$  voltage, and a new soft-start cycle is initiated. During shutdown and fault conditions, the SSTT pin is pulled to ground.

**PGOOD (Pin E3):** Output Power Good with Open-Drain Logic of the Switching Mode Regulator Channel. PGOOD is pulled to ground when the voltage on the FB pin is not within  $-3\%/10\%$  of the internal 0.5V reference.

**FREQ (Pin E4):** The FREQ pin sets the oscillator frequency with an external resistor to AGND or sets the phasing for multiphase operation. (See [Multiphase Operation](#page-10-0) in the [Applications Information](#page-8-0) section).

### <span id="page-6-0"></span>BLOCK DIAGRAM





### DECOUPLING REQUIREMENTS



7

# **OPERATION**

The LTM4659 is a standalone nonisolated step-down μModule regulator. It can deliver up to 10A of DC output current with a few external input and output capacitors. This module provides precisely regulated output voltage from 0.5V to 5.5V over a 2.25V to 5.5V input voltage range. See [Typical Application](#page-0-0) schematic for more details.

The LTM4659 has an integrated constant-frequency peak current mode step-down regulator with power MOSFETs, inductor, and other supporting discrete components. The default switching frequency is 2MHz. It can be externally synchronized to a clock from 1MHz to 2.60MHz. See the [Applications Information](#page-8-0) section.

Current mode control provides cycle-by-cycle fast current limiting and overcurrent protection. Internal feedback loop compensation provides sufficient stability margins and good transient performance with a wide range of output capacitors, even with all ceramic output capacitors.

Internal undervoltage and overvoltage comparators pull the open-drain PGOOD output low if the feedback voltage exits a −3%/10% window around the regulation point. Furthermore, in an overvoltage condition, the internal top MOSFET is turned off, and the bottom MOSFET is turned on and held on until the overvoltage condition clears.

For systems with higher power requirements, multiphase operation can be easily employed with the synchronization and phase mode controls.

Pulling the RUN pin to GND forces the controller into its shutdown state, turning off both power MOSFETs and most of the internal control circuitry. At light load currents, PSM operation can be enabled to achieve higher efficiency compared to FCM by setting the MODE/SYNC pin to  $V_{IN}$ . The SSTT pin is used for power supply tracking, soft-start programming and die temperature monitoring. See the [Applications Information](#page-8-0) section.

<span id="page-8-0"></span>See LTM4659 [Typical Application](#page-0-0) circuit. External component selection is primarily determined by the input voltage, the output voltage and the maximum load current. See [Table 8](#page-18-0) for specific external capacitor requirements for a particular application.

#### **V<sub>IN</sub>** to V<sub>OUT</sub> Step-Down Ratios

The minimum  $V_{\text{OUT}}$  step-down ratio that can be achieved for a given input voltage is limited by the minimum ontime of the regulator.

The minimum on-time limit imposes a minimum duty cycle of the converter which can be calculated using [Equation 1](#page-8-1).

$$
D_{MIN} = T_{ON(MIN)} \bullet f_{SW}
$$
 (1)

where  $T_{ON(MIN)}$  is the minimum on-time, 45ns typical for the LTM4659. In the rare cases where the minimum duty cycle is surpassed, the output will overvoltage and a slower switching frequency is needed to accommodate the high  $V_{IN}/V_{OUT}$  ratio.

The LTM4659 is capable of a maximum duty cycle of 100%; therefore, the  $V_{\text{IN}}$ -to- $V_{\text{OUT}}$  dropout is limited by the  $R_{DS(ON)}$  of the top switch, the inductor DCR, and the load current.

#### **Output Voltage Programming and Output Voltage Sensing**

The PWM controller has an internal 0.5V reference voltage. The resistor divider from the  $V_{\text{OUT}}$  remote sensing point to the FB pin and from the FB pin to the AGND pin programs the output voltage [\(Equation 2\)](#page-8-2). See the [Block](#page-6-0) [Diagram](#page-6-0) for more information.

$$
V_{OUT} = 0.5V \cdot \frac{R_A + R_B}{R_B} \tag{2}
$$

In high current operation, a ground offset may be present between the LTM4659 local ground and ground at the load. To overcome this offset, AGND should have a Kelvin connection to the load ground, and the lowest potential node of the resistor divider should be connected to AGND. The internal error amplifier senses the difference between this feedback voltage and a 0.5V AGND referenced voltage. This scheme overcomes any ground offsets between local ground and remote output ground, resulting in a more accurate output voltage. The LTM4659 allows for remote output ground deviations as much as  $±100mV$ with respect to the local ground.

#### **Input Decoupling Capacitors**

The LTM4659 module should be connected to a low AC-impedance DC source. All of the  $V_{IN}$  pins must be connected together with short, wide traces and bypassed to PGND with low ESR capacitors located as close as possible to the pins. For the regulator, a one-piece 22µF input ceramic capacitor is recommended for RMS ripple current decoupling. A bulk input capacitor is only needed when the input source impedance is compromised by long inductive leads, traces or not enough source capacitance. The bulk capacitor can be an electrolytic aluminum capacitor and polymer capacitor.

<span id="page-8-1"></span>Without considering the inductor current ripple, the RMS current of the input capacitor can be estimated using [Equation 3](#page-8-3).

$$
I_{\text{CIN(RMS)}} = \frac{I_{\text{OUT}(MAX)}}{\eta\%} \cdot \sqrt{D \cdot (1 - D)}
$$
(3)

where  $n\%$  is the estimated efficiency of the power module.

#### **Output Decoupling Capacitors**

With an optimized high-frequency, high-bandwidth design, only two pieces of 47μF low ESR output ceramic capacitors are required for LTM4659 to achieve low output voltage ripple and very good transient response. Additional output filtering may be required by the system designer, if further reduction of output ripples or dynamic transient spikes is required. [Table 8](#page-18-0) shows a matrix of different output voltages and output capacitors to minimize the voltage droop and overshoot during a 2.5A (25%) load-step transient.

<span id="page-8-2"></span>The multiphase operation will reduce effective output ripple as a function of the number of phases. Analog Devices Application Note 77 discusses this noise reduction versus output ripple current cancellation, but the output capacitance will be more a function of stability and transient response. The Analog Devices LTpowerCAD® design tool is available to download online for output ripple, stability and

<span id="page-8-3"></span>Rev. 0

transient response analysis and calculation of the output ripple reduction as the number of phases implemented increases by N times.

#### **Modes of Operation**

The MODE/SYNC pin either synchronizes the external switching frequency, or a clock output, to set the PWM mode. The PWM modes of operation are either pulseskipping (PSM) or forced continuous mode (FCM). See [Table 1](#page-9-1).

<span id="page-9-1"></span>



The LTM4659 operates in FCM for low noise or PSM for high efficiency at light load. The LTM4659 operates in PSM when both FREQ and MODE/SYNC pins are connected to  $V_{IN}$ . In PSM, switching cycles are skipped at light load to regulate the output voltage. The LTM4659 defaults to FCM in regulation and during synchronization. During FCM, the top switch turns on every cycle and light load regulation is achieved by allowing negative inductor current.

#### **Setting the Operating Frequency**

The operating frequency defaults to 2MHz when the FREQ pin is connected to  $V_{IN}$ . If any frequency higher than the default frequency is required, the frequency can be programmed by tying a resistor from the FREQ pin to AGND using [Equation 4](#page-9-2).

$$
R_{\text{FREQ}} = 568 \cdot f_{\text{SW}}^{(-1.08)} \tag{4}
$$

where R<sub>FREQ</sub> is in kΩ and f<sub>SW</sub> is the desired switching frequency in MHz.

The frequency can be programmed to switch from 1MHz to 3MHz. [Table 2](#page-9-0) shows the necessary  $R_{\text{FREQ}}$  value for a desired switching frequency.

<span id="page-9-0"></span>**Table 2. SW Frequency vs RFREQ Value** 

f <sub>SW</sub> (MHz)	$R_{\mathsf{F}\mathsf{R}\mathsf{E}\mathsf{Q}}(\mathsf{k}\Omega)$
	549
റ	274
2.2	243
o	178

### **Synchronizing the Oscillator to an External Clock**

The LTM4659 switching frequency can also be adjusted by synchronizing the internal PLL circuit to an external clock to the MODE/SYNC pin. The synchronization frequency range is 1MHz to 2.6MHz. The LTM4659 operates in FCM when synchronized to an external clock.

Connect the FREQ pin to  $V_{IN}$  configures the MODE/SYNC pin as a clock input. During synchronization, the top power switch turn-on is locked to the rising edge of the external frequency source. The slope compensation is automatically adapted to the external clock frequency.

At start-up, before the LTM4659 recognizes the external clock applied to MODE/SYNC, the LTM4659 will switch at its default frequency of 2MHz. Once the externally applied clock is recognized, the switching frequency will gradually transition from the default frequency to the applied frequency. If the external clock is removed, the LTM4659 will slowly transition back to the default frequency.

<span id="page-9-2"></span>The synchronizing clock amplitude should be greater than 1.2V and less than 0.4V with a pulse width greater than 40ns. An internal 200k resistor on the MODE/SYNC pin to AGND allows the MODE/SYNC to be floating. Note that a low switching frequency will increase the inductor peak current and the output voltage ripple.

#### <span id="page-10-0"></span>**Multiphase Operation**

For output loads that demand more than 10A of current, multiple LTM4659s can be paralleled to run out of phase to provide more output current without increasing input and output voltage ripples. See [Table 3](#page-10-1).

To parallel multiple LTM4659 modules to achieve the same switching frequency, a perfect interleaved phase shift and an accurate current sharing between different modules, one of the LTM4659 will become the main module, and the rest of the LTM4659s need to be programmed to be subordinate modules. See [Multiphase Operation](#page-10-0) in the [Applications Information](#page-8-0) section.

1. Connect a resistor from the FREQ pin to the AGND of the main phase will program the frequency and configures the MODE/SYNC pin to become a clock output used to drive the MODE/SYNC pins of the subordinate phase(s).

Connecting the FREQ pin of the main phase to  $V_{IN}$ configures the MODE/SYNC pin to become an input capable of accepting an external clock. The switching frequency defaults to the nominal 2MHz internal frequency when the external clock is unavailable, such as during start-up.

Connecting the FB pin to  $V_{IN}$  configures a phase as a subordinate. The MODE/SYNC becomes an input, and the voltage control loop is disabled. The subordinate phase current control loop is still active, and the peak current is controlled via the shared COMP node. Careful consideration should be taken when routing the COMP node between phases. Routing the COMP and AGND nodes together is recommended to create a low inductance path.

Connecting the PGOOD pins together and adding an external pull-up resistor allows the main phase to communicate with the subordinate phases on when startup has been completed.

The pull-up voltage should be greater than 0.49V for subordinate channels on multiphase operations.

2. The phasing of a subordinate phase relative to the main phase is programmed with a resistor divider on the FREQ pin (see [Figure 2\)](#page-11-0). Use of 1% resistors is recommended. See [Table 4](#page-10-2) for more information.

When configured for main/subordinate operation, the subordinate phases operate in FCM.

<span id="page-10-1"></span>



#### <span id="page-10-2"></span>**Table 4. Programming Subordinate Phase Angle**





**Figure 2. Phase Programming**

The LTM4659 device is an inherently current modecontrolled device, so parallel modules will have very good current sharing. This will balance the thermals on the design. Connect the RUN and COMP pins of each paralleling channel together. [Figure 17](#page-20-0) through [Figure 19](#page-21-0) show examples of parallel operation and pin connections.

### **Input RMS Ripple Current Cancellation**

The Analog Devices Application Note 77 provides a detailed explanation of multiphase operation. The input RMS ripple current cancellation mathematical derivations are presented, and a graph is displayed representing the RMS ripple current reduction as a function of the number of interleaved phases. [Figure 3](#page-11-1) shows this graph.



<span id="page-11-1"></span>**Figure 3. Input RMS Current Ratios to DC Load Current as a Function of Duty Cycle**

### **Soft-Start, Tracking, Temperature Monitor**

The LTM4659 allows the user to program its output voltage ramp rate using the SSTT pin.

<span id="page-11-0"></span>An internal 10μA pulls up the SSTT pin. Putting an external capacitor on SSTT enables soft-starting the output to prevent current surge on the input supply and output voltage overshoot. During the soft-start ramp, the output voltage will proportionally track the SSTT pin voltage. When the soft-start is complete, the pin will servo to a voltage proportional to the LTM4659 junction temperature. [Figure 4](#page-11-2) shows the SSTT pin operating range.



#### <span id="page-11-2"></span>**Figure 4. Soft-Start and Temperature Monitor Operation**

The soft-start time is calculated using [Equation 5.](#page-11-3)

<span id="page-11-3"></span>
$$
T_{SS} = C_{SS} \cdot \frac{500 \text{mV}}{10 \text{mu}} \tag{5}
$$

For output tracking applications, SSTT can be externally driven by another voltage source. From 0V to 0.5V, the SSTT voltage will override the internal 0.5V reference input to the error amplifier, thus regulating the FB pin voltage to that of the SSTT pin. When SSTT is above 0.5V, tracking is disabled and the feedback voltage will regulate the internal reference voltage.

An active pull-down circuit is connected to the SSTT pin to discharge the external soft-start capacitor in the case of fault conditions. The ramp will restart when the fault is cleared. Fault conditions that clear the soft-start capacitor are the RUN/UV pin transitioning low,  $V_{IN}$  voltage falling too low or thermal shutdown.

Once the soft-start cycle has been completed and the output power good flag has been thrown, the SSTT pin reports the die junction temperature. The LTM4659 regulates the SSTT pin to a voltage proportional to the junction temperature. While reporting the temperature, the SSTT voltage is not valid below 1V. The junction temperature is calculated using [Equation 6](#page-12-0).

$$
T_J \, (^{\circ}C) = \frac{V_{SSTT}}{4mV} - 273 \tag{6}
$$

The following procedure is used for a more accurate measurement of the junction temperature.

- 1. Measure the ambient temperature  $T_A$ .
- 2. Measure the SSTT voltage while in PSM with the  $V_{OUT}$ pulled up slightly higher than the regulated  $V_{\text{OUT}}$ .
- 3. Calculate the slope of the temperature sensing circuit using [Equation 7.](#page-12-1)

Slope 
$$
\left(\frac{mV}{{}^{\circ}C}\right) = \frac{V_{SSTT}}{T_A + 273}
$$
 (7)

4. Calculate the junction temperature with the new calibrated slope.

When the output voltage goes out of regulation and the power good pin is pulled low, the soft-start pin no longer reports the temperature.

#### **Power Good**

The PGOOD pins are open-drain pins that can be used to monitor valid output voltage regulation. This pin monitors a −3/10% window around the regulation point. A resistor can be pulled up to a particular supply voltage for monitoring. To prevent unwanted PGOOD glitches during transients or dynamic  $V_{OUT}$  changes, the LTM4659's PGOOD falling edge includes a blanking delay of approximately 100µs. The PGOOD is also actively pulled low during fault conditions: RUN pin is low,  $V_{IN}$  is too low, or in thermal shutdown.

### **Transient Response and Loop Compensation**

<span id="page-12-0"></span>When determining the compensation components,  $C_{FF}$ ,  $R<sub>C</sub>$ , and  $C<sub>C</sub>$ , control loop stability and transient response are the two main considerations. The LTM4659 has been designed to operate at high bandwidth for fast transient response capability. Operating at a high loop bandwidth reduces the output capacitance required to meet transient response requirements. Applying a load transient and monitoring the system's response or using a network analyzer to measure the actual loop response are two ways to verify and optimize LTM4659. For more information, refer to the Analog Devices technical article: "Understand Power Supply Loop Stability and Loop Compensation— Part 1: Basic Concepts and Tools". Analog Devices LTpowerCAD is a useful tool for optimizing the compensation components.

When using the load transient response method to stabilize the control loop, apply an output current pulse of 20% to 100% of the full load current having a rise time of 1µs. This will produce a transient on the output voltage and COMP pin waveforms.

<span id="page-12-1"></span>Switching regulators take multiple cycles to respond to a step in load current. When a load step occurs,  $V_{\text{OUT}}$  is immediately perturbed, generating a feedback error signal used by the regulator to return  $V_{\text{OUT}}$  to its steady-state value.

During this recovery time, monitor  $V_{\text{OUT}}$  for overshoot or ringing indicating a stability problem. The initial output voltage step may not be within the bandwidth of the feedback loop, so the standard second-order overshoot/ DC ratio cannot be used to determine the phase margin. The gain of the loop increases with the  $R<sub>C</sub>$ , and the bandwidth of the loop increases with decreasing  $C_C$ . If  $R_C$  is increased by the same factor that  $C_{\text{C}}$  is decreased, the zero frequency will be kept the same, thereby keeping the phase the same in the most critical frequency range of the feedback loop. In addition, adding a feedforward capacitor, C<sub>FF</sub> improves the high frequency response. Capacitor  $C_{FF}$  provides phase lead by creating a high-frequency zero with  $R_A$  to improve the phase margin. The compensation

components of the typical application circuits are a good starting point for component values. The output voltage settling behavior is related to the stability of the closedloop system. For a detailed explanation of optimizing the compensation components, including a review of control loop theory, refer to the Analog Devices Application Note 76.

#### **RUN Threshold Programming**

The LTM4659 has a precision threshold RUN pin to enable or disable switching. Pulling the RUN pin to ground forces the LTM4659 into its shutdown state, turning off both power MOSFETs and most of its internal control circuitry. Bringing the RUN pin above 0.4V will turn on the entire chip.

The rising threshold of the RUN comparator is 400mV with 60mV of hysteresis. Connect the RUN pin to  $V_{IN}$  if the shutdown feature is not used. Adding a resistor divider from  $V_{IN}$  to RUN programs the LTM4659 to regulate the output only when  $V_{IN}$  is above a desired voltage (see the [Block Diagram\)](#page-6-0). Typically, this threshold, V<sub>IN(RUN)</sub>, is used in situations where the input supply is current limited or has a relatively high source resistance. A switching regulator draws constant power from the source, so the source current increases as the source voltage drops. This looks like a negative resistance load to the source and can cause the source to current limit or latch low under low source voltage conditions. The  $V_{IN(RUN)}$  threshold prevents the regulator from operating at source voltages where problems may occur. This threshold can be adjusted by setting the values R1 and R2 such that they satisfy [Equation 8.](#page-13-0)

$$
V_{IN(RUN)} = \left(\frac{R_1}{R_2} + 1\right) \cdot 400 \text{mV}
$$
 (8)

where the LTM4659 will remain off until  $V_{IN}$  is above  $V_{IN(RUN)}$ . Due to the comparator's hysteresis, switching will not stop until the input falls slightly below  $V_{\text{IN(RUN)}}$ .

Alternatively, a resistor divider from an output of another regulator to the enable RUN pin of the LTM4659 provides event-based power up sequencing, enabling the LTM4659 when the output of the other regulator reaches a predetermined level.

### **Output Overvoltage Protection**

During an output overvoltage event, when the FB pin voltage is greater than 110% of nominal, the LTM4659 top power switch will be turned off. If the output remains out of regulation for more than 100μs, the PGOOD pin will be pulled low. An output overvoltage event should not happen under normal operating conditions.

### **Output Short-Circuit Protection and Recovery**

The peak inductor current at which the current comparator shuts off the top power switch is controlled by the voltage on the COMP pin. If the output current increases, the error amplifier raises the COMP pin voltage until the average inductor current matches the new load current. In normal operation, the LTM4659 clamps at the maximum COMP pin voltage.

When the output is shorted to ground, the inductor current decays very slowly during the switch-off time because of the low voltage across the inductor. To keep the current in control, a secondary limit is also imposed on the valley inductor current. If the inductor current measured through the bottom power switch increases beyond  $V_{\text{AII}}$   $F_{\text{Y}}(MAX)$ , the top power switch will be held off and switching cycles will be skipped until the inductor current is reduced.

Recovery from a short circuit can be abrupt, and because the output is shorted and below regulation, the regulator is requesting the maximum current to charge the output. When the short circuit condition is removed, the inductor current could cause an extreme voltage overshoot in the output. The LTM4659 addresses this potential issue by regulating the SSTT voltage just above the FB voltage when the output is out of regulation. Therefore, a recovery from an output short circuit goes through a soft-start cycle. The output ramp is controlled, and the overshoot is minimized.

### <span id="page-13-0"></span>**Thermal Considerations and Output Current Derating**

The thermal resistances reported in the [Pin Configuration](#page-1-1) section are consistent with those parameters defined by JESD51-9. They are intended for use with finite element analysis (FEA) software modeling tools that leverage the outcome of thermal modeling, simulation, and correlation

to hardware evaluation performed on a µModule package mounted to a hardware test board—also defined by JESD51-9 ("Test Boards for Area Array Surface Mount Package Thermal Measurements"). The motivation for providing these thermal coefficients is found in JESD51-12 ("Guidelines for Reporting and Using Electronic Package Thermal Information").

Many designers may use laboratory equipment and a test vehicle such as the demo board to anticipate the µModule regulator's thermal performance in their application at various electrical and environmental operating conditions to compliment any FEA activities. Without FEA software, the thermal resistances reported in the [Pin Configuration](#page-1-1) section are in-and-of themselves not relevant to providing guidance on thermal performance; instead, the derating curves provided in the data sheet can be used in a manner that yields insight and guidance pertaining to one's application-usage, and can be adapted to correlate thermal performance to one's own application.

The [Pin Configuration](#page-1-1) section typically gives four thermal coefficients explicitly defined in JESD51-12; these coefficients are quoted or paraphrased below.

1.  $\theta_{JA}$ , the thermal resistance from junction to ambient, is the natural convection junction-to-ambient air thermal resistance measured in one cubic foot sealed enclosure. This environment is sometimes referred to as "still air" although natural convection causes the air to move.

This value is determined with the part mounted to a JESD51-9 defined test board, which does not reflect an actual application or viable operating condition.

- 2.  $\theta$ <sub>JChot</sub>, the thermal resistance from junction to bottom of the product case, is determined with all of the component power dissipation flowing through the bottom of the package. In the typical module regulator, the bulk of the heat flows out the bottom of the package, but there is always heat flow out into the ambient environment. As a result, this thermal resistance value may be useful for comparing packages, but the test conditions don't generally match the user's application.
- 3.  $\theta$ <sub>JCtop</sub>, the thermal resistance from the junction to the top of the product case, is determined with nearly all of the component power dissipation flowing through the top of the package. As the electrical connections of the typical µModule are on the bottom of the package, it is rare for an application to operate such that most of the heat flows from the junction to the top of the part. As in the case of  $\theta$ <sub>JChot</sub>, this value may be useful for comparing packages but the test conditions don't generally match the user's application.

A graphical representation of the aforementioned thermal resistances is shown in [Figure 5](#page-14-0); blue resistances are contained within the µModule regulator, whereas green resistances are external to the µModule.



**Figure 5. Graphical Representation of JESD51-12 Thermal Coefficients**

<span id="page-14-0"></span>Rev. 0

As a practical matter, it should be clear to the reader that no individual or sub-group of the four thermal resistance parameters defined by JESD51-12 or provided in the [Pin](#page-1-1)  [Configuration](#page-1-1) section replicates or conveys normal operating conditions of a μModule. For example, in normal board-mounted applications, never does 100% of the device's total power loss (heat) thermally conduct exclusively through the top or exclusively through bottom of the  $\mu$ Module—as the standard defines for  $\theta_{\text{JCtop}}$  and  $\theta_{\text{JCbot}}$ , respectively. In practice, power loss is thermally dissipated in both directions away from the package—granted, in the absence of a heat sink and airflow, a majority of the heat flow is into the board.

Within a SIP (system-in-package) module, be aware that there are multiple power devices and components dissipating power, with the consequence that the thermal resistances relative to different junctions of components or die are not exactly linear with respect to total package power loss. To reconcile this complication without sacrificing modeling simplicity—but also, not ignoring practical realities—an approach has been taken using FEA software modeling along with laboratory testing in a controlled-environment chamber to reasonably define and correlate the thermal resistance values supplied in this data sheet: (1) Initially, FEA software is used to accurately build the mechanical geometry of the µModule and the specified PCB with all of the correct material coefficients along with accurate power loss source definitions; (2) this model simulates a software-defined JEDEC environment consistent with JESD51-9 to predict power loss heat flow and temperature readings at different interfaces that enable the calculation of the JEDEC-defined thermal resistance values; (3) the model and FEA software is used to evaluate the µModule with heat sink and airflow; (4) having solved for and analyzed these thermal resistance values and simulated various operating conditions in the software model, a thorough laboratory evaluation replicates the simulated conditions with thermocouples within a controlled-environment chamber while operating the device at the same power loss as that which was simulated. An outcome of this process and due-diligence yields a set of derating curves provided in other sections of this data sheet.

The 2.5V<sub>IN</sub>, 3.3V<sub>IN</sub> and 5V<sub>IN</sub> power loss curves in [Figure 6,](#page-16-0) [Figure 7,](#page-16-1) and [Figure 8](#page-16-2) can be used in coordination with the load current derating curves in [Figure 9](#page-16-3) to [Figure 14](#page-16-4) for calculating an approximate  $\theta_{JA}$  thermal resistance for the LTM4659 with various heat sinking and airflow conditions. The power loss curves are taken at room temperature, and are increased with multiplicative factors according to the junction temperature. This approximate factor is ~1.2 assuming the junction temperature is reaching 120°C. The maximum load current is achievable while increasing ambient temperature as long as the junction temperature is less than 120°C, which is a 5°C guardband from the maximum junction temperature of 125°C. When the ambient temperature reaches a point where the junction temperature is 120°C, then the load current is lowered to maintain the junction at 120°C while increasing the ambient temperature up to 120°C. The derating curves are plotted with the output current starting at 10A and the ambient temperature at 30°C. The output voltages are 1.0V, 1.5V and 2.5V. These are chosen to include the lower and higher output voltage ranges to correlate the thermal resistance. Thermal models are derived from several temperature measurements in a controlled temperature chamber, along with thermal modeling analysis. The junction temperatures are monitored while ambient temperature is increased with and without airflow. The power loss increase with ambient temperature change is factored into the derating curves. The junctions are maintained at 120°C maximum while lowering output current or power with increasing ambient temperature. The decreased output current will decrease the internal module loss as ambient temperature is increased. The monitored junction temperature of 120°C minus the ambient operating temperature specifies how much module temperature rise can be allowed. For example, to determine the maximum ambient temperature allowable when  $V_{IN} = 3.3V$ ,  $V_{OUT} = 1V$  and 10A load current without a heat sink and airflow, find out the power loss from [Figure 7,](#page-16-1) which equals to 2.24W in this case, then multiply by the 1.2 coefficient for 120°C junction temperature, If the 65.4°C ambient temperature is subtracted from the 120°C junction temperature, then the difference of 54.6°C divided by 2.7W equals a 20.2°C/W for  $\theta_{JA}$  the system equivalent thermal resistance. [Table 5](#page-17-0) specifies a 21°C/W



<span id="page-16-0"></span>**Figure 6. Power Loss vs Load Current at 2.5V<sub>IN</sub>** 



<span id="page-16-1"></span>**Figure 7. Power Loss vs Load Current at 3.3VIN**



**Figure 10. 3.3V to 1.5V Derating Curve, No Heat Sink**



<span id="page-16-7"></span>**Figure 13. 5V to 1.5V Derating Curve, No Heat Sink**

LOAD CURRENT (A) POWER LOSS (W) 4659 F08 0 2 4 6 8 10  $\theta$ 0.5 1.0 1.5 2.0 2.5 3.0 3.5  $V_{OUT} = 0.5V$  $V_{OUT} = 0.8V$  $V_{\text{OUT}} = 1V$  $V_{\text{OUT}}$  = 1.5V  $\rm V_{\rm OUT}$  = 1.8V  $\rm V_{\rm OUT}$  = 2.5V  $\rm V_{\rm OUT}$  = 3.3V

<span id="page-16-2"></span>**Figure 8. Power Loss vs Load Current at 5V<sub>IN</sub>** 



<span id="page-16-8"></span>**Figure 11. 3.3V to 2.5V Derating Curve, No Heat Sink**

<span id="page-16-6"></span>

<span id="page-16-4"></span>**Figure 14. 5V to 2.5V Derating Curve, No Heat Sink**



<span id="page-16-3"></span>**Figure 9. 3.3V to 1V Derating Curve, No Heat Sink**



<span id="page-16-5"></span>**Figure 12. 5V to 1V Derating Curve, No Heat Sink**

value, which is very close. [Table 6](#page-17-1) and [Table 7](#page-17-2) provide equivalent thermal resistances for 1.5V and 2.5V outputs with and without airflow. **The [Pin Configuration](#page-1-1) section shows the simulation data for the worst-case scenario.** [Table 5](#page-17-0) to [Table 7](#page-17-2) provide equivalent thermal resistances for 1.0V, 1.5V and 2.5V outputs with and without airflow. The derived thermal resistances in [Table 5](#page-17-0) to [Table 7](#page-17-2) for the various conditions can be multiplied by the calculated power loss as a function of ambient temperature to derive temperature rise above ambient, thus maximum junction temperature. Room temperature power loss can be derived from the efficiency curves in the [Typical Performance](#page-3-0)  [Characteristics](#page-3-0) section and adjusted with the above ambient temperature multiplicative factors. The printed circuit board is a 1.6mm thick four-layer board with two ounces of copper for the two outer layers and one ounce copper for the two inner layers. The PCB dimensions are  $76$ mm  $\times$  76mm

#### <span id="page-17-0"></span>**Table 5. 1.0V Output**



#### <span id="page-17-1"></span>**Table 6. 1.5V Output**



#### <span id="page-17-2"></span>**Table 7. 2.5V Output**



<span id="page-18-0"></span>



### **Safety Considerations**

The LTM4659 modules do not provide galvanic isolation from  $V_{\text{IN}}$  to  $V_{\text{OUT}}$ . There is no internal fuse. If required, a slow-blow fuse with a rating twice the maximum input current must be provided to protect each unit from catastrophic failure. The device does support thermal shutdown and overcurrent protection.

#### **Layout Checklist/Example**

The high integration of LTM4659 makes the PCB board layout very simple and easy. However, to optimize its electrical and thermal performance, some layout considerations are still necessary.

- Use large PCB copper areas for high-current paths, including  $V_{IN}$ , GND and  $V_{OUT}$  It helps to minimize the PCB conduction loss and thermal stress.
- Place high frequency ceramic input and output capacitors next to the  $V_{IN}$ , GND and  $V_{OUT}$  pins as close as possible to minimize high frequency noise.
- Place a dedicated power ground layer underneath the unit.
- To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers.
- Do not put via directly on the pad, unless they are capped or plated over.
- Use a separated GND ground copper area for components connected to signal pins. Connect the AGND to GND underneath the unit.
- For parallel modules, tie the  $V_{\text{OUT}}$ , RUN, and COMP pins together. Use an internal layer to closely connect these pins together.
- Bring out test points on the signal pins for monitoring.

[Figure 15](#page-19-0) shows a good example of the recommended layout.



<span id="page-19-0"></span>**Figure 15. Recommended PCB Layout**

### TYPICAL APPLICATION



**Figure 16. High Efficiency, 1MHz, 0.5V, 10A Forced Continuous Mode, Low Part Count**

### TYPICAL APPLICATIONS



<span id="page-20-0"></span>**Figure 17. Dual-Phase Application with 180° Phase**



**Figure 18. Three-Phase Application**

# TYPICAL APPLICATION



<span id="page-21-0"></span>**Figure 19. Four-Phase Application**

# PACKAGE DESCRIPTION



<span id="page-22-0"></span>**PACKAGE ROW AND COLUMN LABELING MAY VARY AMONG µModule PRODUCTS. REVIEW EACH PACKAGE LAYOUT CAREFULLY.**

#### **Table 9. LTM4659 Component Pinout**



Rev. 0

### PACKAGE DESCRIPTION



### REVISION HISTORY





### PACKAGE PHOTOS **Part marking is either ink mark or laser mark**



# DESIGN RESOURCES



# RELATED PARTS



