

### LTM4603

### FEATURES


- Complete Switch Mode Power Supply
- Wide Input Voltage Range: 4.5V to 20V
- 6A DC Typical, 8A Peak Output Current
- 0.6V to 5V Output Voltage
- Output Voltage Tracking and Margining
- Remote Sensing for Precision Regulation (LTM4603 Only)
- Typical Operating Frequency: 1MHz
- PLL Frequency Synchronization
- 1.5% Regulation
- Current Foldback Protection (Disabled at Start-Up)
- Pin Compatible with the LTM4601
- Pb-Free (e4) RoHS Compliant Package with Gold Finish Pads
- Ultrafast Transient Response
- Current Mode Control
- Up to 93% Efficiency at 5V<sub>IN</sub>, 3.3V<sub>OUT</sub>
- Programmable Soft-Start
- Output Overvoltage Protection
- Small Footprint, Low Profile (15mm × 15mm × 2.82mm) Surface Mount LGA Package

### **APPLICATIONS**

- Telecom and Networking Equipment
- Servers
- Industrial Equipment
- Point of Load Regulation

### TYPICAL APPLICATION

#### 1.5V/6A Power Supply with 4.5V to 20V Input



#### LINEAR TECHNOLOGY

### 20V, 6A DC/DC µModule Regulator with PLL, Output Tracking and Margining

### DESCRIPTION


The LTM®4603 is a complete 6A step-down switch mode DC/DC µModule® regulator with onboard switching controller, MOSFETs, inductor and all support components. The device is housed in a small surface mount 15mm  $\times$  15mm  $\times$  2.82mm LGA package. Operating over an input voltage range of 4.5V to 20V, the LTM4603 supports an output voltage range of 0.6V to 5V as well as output voltage tracking and margining. The high efficiency design delivers 6A continuous current (8A peak). Only bulk input and output capacitors are needed to complete the design.

The low profile (2.82mm) and light weight (1.7g) package easily mounts on the unused space on the back side of PC boards for high density point of load regulation. The  $\mu$ Module regulator can be synchronized with an external clock for reducing undesirable frequency harmonics and allows PolyPhase<sup>®</sup> operation for high load currents.

A high switching frequency and adaptive on-time current mode architecture deliver a very fast transient response to line and load changes without sacrificing stability. An onboard remote sense amplifier can be used to accurately regulate an output voltage independent of load current. The onboard remote sense amplifier is not available in the LTM4603-1. The LTM4603/LTM4603-1 are pin compatible with the 12A LTM4601/LTM4601-1.

**Δ7**, LT, LTC, LTM, Linear Technology, the Linear logo, μModule and PolyPhase are registered trademarks and LTpowerCAD is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

### Efficiency vs Load Current with $12V_{IN}$



4603fb


#### www.datasheetall.com

### **ABSOLUTE MAXIMUM RATINGS**

(Note	1)
-------	----

$INTV_{CC}$ , $DRV_{CC}$ , $V_{OUT \ LCL}$ , $V_{OUT}$ ( $V_{OUT} \le 3.3V$
with Remote Sense Amp)–0.3V to 6V
PLLIN, TRACK/SS, MPGM, MARG0, MARG1,
PGOOD, $f_{SET}$ 0.3V to INTV <sub>CC</sub> + 0.3V
RUN
V <sub>FB</sub> , COMP –0.3V to 2.7V
V <sub>IN</sub> 0.3V to 20V
$V_{OSNS}^+$ , $V_{OSNS}^-$ 0.3V to INTV <sub>CC</sub> + 0.3V
Operating Temperature Range (Note 2)–40°C to 85°C
Junction Temperature 125°C
Storage Temperature Range –55°C to 125°C

### PIN CONFIGURATION



## **ORDER INFORMATION**

LEAD FREE FINISH	TRAY	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE <sup>†</sup>
LTM4603EV#PBF	LTM4603EV#PBF	LTM4603V	118-Lead (15mm $ imes$ 15mm $ imes$ 2.82mm) LGA	–40°C to 85°C
LTM4603IV#PBF	LTM4603IV#PBF	LTM4603V	118-Lead (15mm $\times$ 15mm $\times$ 2.82mm) LGA	-40°C to 85°C
LTM4603EV-1#PBF	LTM4603EV-1#PBF	LTM4603V-1	118-Lead (15mm $\times$ 15mm $\times$ 2.82mm) LGA	-40°C to 85°C
LTM4603IV-1#PBF	LTM4603IV-1#PBF	LTM4603V-1	118-Lead (15mm × 15mm × 2.82mm) LGA	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. <sup>†</sup>See Note 2.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

This product is only offered in trays. For more information go to: http://www.linear.com/packaging/

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the -40°C to 85°C operating temperature range (Note 2), otherwise specifications are at T<sub>A</sub> = 25°C, V<sub>IN</sub> = 12V, per typical application (front page) configuration.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>IN(DC)</sub>	Input DC Voltage		•	4.5		20	V
V <sub>OUT(DC)</sub>	Output Voltage	$ \begin{array}{l} C_{IN} = 10 \mu F \times 2, \ C_{OUT} = 2 \times 100 \mu F \ X5R \ Ceramic \\ V_{IN} = 5V, \ V_{OUT} = 1.5V, \ I_{OUT} = 0A \\ V_{IN} = 12V, \ V_{OUT} = 1.5V, \ I_{OUT} = 0A \end{array} $	•	1.478 1.478	1.5 1.5	1.522 1.522	V V

#### **Input Specifications**

V <sub>IN(UVLO)</sub>	Undervoltage Lockout Threshold	I <sub>OUT</sub> = 0A	3.2 4	V
I <sub>INRUSH(VIN)</sub>	Input Inrush Current at Start-Up	$\begin{split} I_{OUT} &= 0A. \ V_{OUT} = 1.5V \\ V_{IN} &= 5V \\ V_{IN} &= 12V \end{split}$	0.6 0.7	A A



**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the -40°C to 85°C operating temperature range (Note 2), otherwise specifications are at T<sub>A</sub> = 25°C, V<sub>IN</sub> = 12V, per typical application (front page) confirmentiation configuration.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
IQ(VIN,NOLOAD)	Input Supply Bias Current				3.8 25 2.5 43		mA mA mA mA
					22		μA
I <sub>S(VIN)</sub>	Input Supply Current	$ \begin{array}{c} V_{IN} = 12V, V_{OUT} = 1.5V, I_{OUT} = 6A \\ V_{IN} = 12V, V_{OUT} = 3.3V, I_{OUT} = 6A \\ V_{IN} = 5V, V_{OUT} = 1.5V, I_{OUT} = 6A \end{array} $			0.92 1.83 2.12		A A A
INTV <sub>CC</sub>	V <sub>IN</sub> = 12V, RUN > 2V	No Load		4.7	5	5.3	V
Output Specificati	ons	· · · ·					
IOUTDC	Output Continuous Current Range	V <sub>IN</sub> = 12V, V <sub>OUT</sub> = 1.5V (Note 5)		0		6	A
$\frac{\Delta V_{OUT(LINE)}}{V_{OUT}}$	Line Regulation Accuracy	$V_{OUT} = 1.5$ V, $I_{OUT} = 0$ A, $V_{IN} = 4.5$ V to 20V	•			0.3	%
$\frac{\Delta V_{OUT(LOAD)}}{V_{OUT}}$	Load Regulation Accuracy	$\label{eq:Vour} \begin{array}{l} V_{OUT} = 1.5 \mbox{V}, I_{OUT} = 0 \mbox{A to 6A (Note 5)} \\ V_{IN} = 12 \mbox{V}, \mbox{with Remote Sense Amp} \\ V_{IN} = 12 \mbox{V}, \mbox{LTM4603-1} \end{array}$	•			0.25 0.5	% %
V <sub>OUT(AC)</sub>	Output Ripple Voltage	$\label{eq:OUT} \begin{array}{l} I_{OUT} = 0 \text{A}, \ C_{OUT} = 2 \times 100 \mu \text{F X5R Ceramic} \\ V_{\text{IN}} = 12 \text{V}, \ V_{OUT} = 1.5 \text{V} \\ V_{\text{IN}} = 5 \text{V}, \ V_{OUT} = 1.5 \text{V} \end{array}$			10 10		mV <sub>P-P</sub> mV <sub>P-P</sub>
f <sub>S</sub>	Output Ripple Voltage Frequency	I <sub>OUT</sub> = 3A, V <sub>IN</sub> = 12V, V <sub>OUT</sub> = 1.5V			1000		kHz
$\Delta V_{OUT(START)}$	Turn-On Overshoot	$\label{eq:course} \begin{split} &C_{OUT} = 200 \mu \text{F},  V_{OUT} = 1.5 \text{V},  I_{OUT} = 0 \text{A}, \\ &TRACK/SS = 10 \text{nF} \\ &V_{IN} = 12 \text{V} \\ &V_{IN} = 5 \text{V} \end{split}$			20 20		mV mV
t <sub>start</sub>	Turn-On Time	$\begin{array}{l} C_{OUT}=200\mu F, V_{OUT}=1.5V, TRACK/SS=Open,\\ I_{OUT}=1A \ Resistive \ Load\\ V_{IN}=12V\\ V_{IN}=5V \end{array}$			0.5 0.5		ms ms
$\Delta V_{OUTLS}$	Peak Deviation for Dynamic Load	Load: 0% to 50% to 0% of Full Load, $C_{OUT} = 2 \times 22 \mu F$ Ceramic, 470 $\mu$ F 4V Sanyo POSCAP $V_{IN} = 12V$ $V_{IN} = 5V$			35 35		mV mV
t <sub>SETTLE</sub>	Settling Time for Dynamic Load Step	Load: 0% to 50% to 10% of Full Load $V_{\rm IN}$ = 12V			25		μs
I <sub>OUTPK</sub>	Output Current Limit	$\begin{array}{l} C_{OUT} = 2 \times 100 \mu F \ \text{X5R} \ \text{Ceramic} \\ V_{\text{IN}} = 12 \text{V}, \ V_{\text{OUT}} = 1.5 \text{V} \\ V_{\text{IN}} = 5 \text{V}, \ V_{\text{OUT}} = 1.5 \text{V} \end{array}$			8 8		A A
Remote Sense Am	np (LTM4603 Only, Not Supported in the	e LTM4603-1) (Note 3)					
V <sub>OSNS</sub> <sup>+</sup> , V <sub>OSNS</sub> <sup>-</sup> CM Range	Common Mode Input Voltage Range	V <sub>IN</sub> = 12V, RUN > 2V		0		INTV <sub>CC</sub> – 1	V
DIFFV <sub>OUT</sub> Range	Output Voltage Range	V <sub>IN</sub> = 12V, DIFFV <sub>OUT</sub> Load = 100k		0		INTV <sub>CC</sub> – 1	V
V <sub>OS</sub>	Input Offset Voltage Magnitude					1.25	mV
AV	Differential Gain				1		V/V
GBP	Gain Bandwidth Product				3		MHz
SR	Slew Rate				2		V/µs



**ELECTRICAL CHARACTERISTICS** The • denotes the specifications which apply over the –40°C to 85°C operating temperature range (Note 2), otherwise specifications are at  $T_A = 25$ °C,  $V_{IN} = 12$ V, per typical application (front page) configuration.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
R <sub>IN</sub>	Input Resistance	V <sub>OSNS</sub> <sup>+</sup> to GND			20		kΩ
CMRR	Common Mode Rejection Ratio				100		dB
Control Stage							
V <sub>FB</sub>	Error Amplifier Input Voltage Accuracy	I <sub>OUT</sub> = 0A, V <sub>OUT</sub> = 1.5V	•	0.594	0.6	0.606	V
V <sub>RUN</sub>	RUN Pin On/Off Threshold			1	1.5	1.9	V
I <sub>TRACK/SS</sub>	Soft-Start Charging Current	V <sub>TRACK/SS</sub> = 0V		-1	-1.5	-2	μA
t <sub>ON(MIN)</sub>	Minimum On Time	(Note 4)			50	100	ns
t <sub>OFF(MIN)</sub>	Minimum Off Time	(Note 4)			250	400	ns
R <sub>PLLIN</sub>	PLLIN Input Resistance				50		kΩ
IDRVCC	Current into DRV <sub>CC</sub> Pin	V <sub>OUT</sub> = 1.5V, I <sub>OUT</sub> = 1A, DRV <sub>CC</sub> = 5V			20	27	mA
R <sub>FBHI</sub>	Resistor Between $V_{OUT\_LCL}$ and $V_{FB}$			60.098	60.4	60.702	kΩ
V <sub>MPGM</sub>	Margin Reference Voltage				1.18		V
V <sub>MARG0</sub> , V <sub>MARG1</sub>	MARGO, MARG1 Voltage Thresholds				1.4		V
PGOOD Output							
$\Delta V_{FBH}$	PGOOD Upper Threshold	V <sub>FB</sub> Rising		7	10	13	%
$\Delta V_{FBL}$	PG00D Lower Threshold	V <sub>FB</sub> Falling		-7	-10	-13	%
$\Delta V_{FB(HYS)}$	PGOOD Hysteresis	V <sub>FB</sub> Returning (Note 4)			1.5	3	%

 $I_{PGOOD} = 5mA$ 

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

PGOOD Low Voltage

Note 2: The LTM4603/LTM4603-1 is tested under pulsed load conditions such that  $T_{J} \approx T_{A}$ . The LTM4603E/LTM4603E-1 are guaranteed to meet performance specifications from 0°C to 85°C. Specifications over the -40°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls. The LTM4603I/LTM4603I-1 are guaranteed over the -40°C to 85°C operating temperature range.

Note 3: Remote sense amplifier recommended for ≤3.3V output.

Note 4: 100% tested at wafer sort only.

Note 5: See output current derating curves for different  $V_{IN}$ ,  $V_{OUT}$  and  $T_A$ .

0.4

0.15


V



4603fb


VPGL

### TYPICAL PERFORMANCE CHARACTERISTICS (See Figure 18 for all curves)





### TYPICAL PERFORMANCE CHARACTERISTICS (See Figure 18 for all curves)





### PIN FUNCTIONS (See Package Description for Pin Assignment)

 $V_{IN}$  (Bank 1): Power Input Pins. Apply input voltage between these pins and PGND pins. Recommend placing input decoupling capacitance directly between  $V_{IN}$  pins and PGND pins.

**V<sub>OUT</sub> (Bank 3):** Power Output Pins. Apply output load between these pins and PGND pins. Recommend placing output decoupling capacitance directly between these pins and PGND pins. See Figure 15.

**PGND (Bank 2):** Power ground pins for both input and output returns.

 $V_{OSNS}^-$  (Pin M12): (–) Input to the Remote Sense Amplifier. This pin connects to the ground remote sense point. The remote sense amplifier is used for  $V_{OUT} \leq 3.3$ V. Tie to INTV<sub>CC</sub> if not used.

NC1 (Pin M12): No internal connection on the LTM4603-1.

 $V_{OSNS}{}^{+}$  (Pin J12): (+) Input to the Remote Sense Amplifier. This pin connects to the output remote sense point. The remote sense amplifier is used for  $V_{OUT} \leq 3.3$ V. Tie to ground if not used.

NC2 (Pin J12): No internal connection on the LTM4603-1.

**DIFFV<sub>OUT</sub> (Pin K12):** Output of the Remote Sense Amplifier. This pin connects to the  $V_{OUT\_LCL}$  pin. Leave floating if remote sense amplifier is not used.

NC3 (Pin K12): No internal connection on the LTM4603-1.


**DRV<sub>CC</sub> (Pin E12):** This pin normally connects to  $INTV_{CC}$  for powering the internal MOSFET drivers. This pin can be biased up to 6V from an external supply with about 50mA capability, or an external circuit shown in Figure 16. This improves efficiency at the higher input voltages by reducing power dissipation in the module.

**INTV<sub>CC</sub> (Pin A7):** This pin is for additional decoupling of the 5V internal regulator.

**PLLIN (Pin A8):** External Clock Synchronization Input to the Phase Detector. This pin is internally terminated to SGND with a 50k resistor. Apply a clock with a high level above 2V and below  $INTV_{CC}$ . See the Applications Information section.

**TRACK/SS (Pin A9):** Output Voltage Tracking and Soft-Start Pin. When the module is configured as a master output, then a soft-start capacitor is placed on this pin to ground to control the master ramp rate. A soft-start capacitor can be used for soft-start turn on as a stand alone regulator. Slave operation is performed by putting a resistor divider from the master output to ground, and connecting the center point of the divider to this pin. See the Applications Information section.

**MPGM (Pin A12):** Programmable Margining Input. A resistor from this pin to ground sets a current that is equal to 1.18V/R. This current multiplied by 10k $\Omega$  will equal a value in millivolts that is a percentage of the 0.6V reference voltage. See Applications Information. To parallel LTM4603s, each requires an individual MPGM resistor. Do not tie MPGM pins together.





### **PIN FUNCTIONS** (See Package Description for Pin Assignment)

 $f_{SET}$  (Pin B12): Frequency Set Internally to 1MHz. An external resistor can be placed from this pin to ground to increase frequency. See the Applications Information section for frequency adjustment.

 $V_{FB}$  (Pin F12): The Negative Input of the Error Amplifier. Internally, this pin is connected to  $V_{OUT\_LCL}$  with a 60.4k precision resistor. Different output voltages can be programmed with an additional resistor between  $V_{FB}$  and SGND pins. See the Applications Information section.

**MARGO (Pin C12):** This pin is the LSB logic input for the margining function. Together with the MARG1 pin it will determine if margin high, margin low or no margin state is applied. The pin has an internal pull-down resistor of 50k. See the Applications Information section.

**MARG1 (Pin D12):** This pin is the MSB logic input for the margining function. Together with the MARGO pin it will determine if margin high, margin low or no margin state is applied. The pin has an internal pull-down resistor of 50k. See the Applications Information section.

**SGND (Pin H12):** Signal Ground. This pin connects to PGND at output capacitor point.

**COMP (Pin A11):** Current Control Threshold and Error Amplifier Compensation Point. The current comparator threshold increases with this control voltage. The voltage ranges from 0V to 2.4V with 0.7V corresponding to zero sense voltage (zero current).


**PGOOD (Pin G12):** Output Voltage Power Good Indicator. Open-drain logic output that is pulled to ground when the output voltage is not within  $\pm 10\%$  of the regulation point, after a 25µs power bad mask timer expires.


**RUN (Pin A10):** Run Control Pin. A voltage above 1.9V will turn on the module, and when below 1V, will turn off the module. A programmable UVLO function can be accomplished by connecting to a resistor divider from  $V_{IN}$  to ground. See Figure 1. This pin has a 5.1V Zener to ground. Maximum pin voltage is 5V. Limit current into the RUN pin to less than 1mA.

 $V_{OUT\_LCL}$  (Pin L12):  $V_{OUT}$  connects directly to this pin to bypass the remote sense amplifier, or DIFFV<sub>OUT</sub> connects to this pin when the remote sense amplifier is used.  $V_{OUT\_LCL}$  can be connected to  $V_{OUT}$  on the LTM4603-1.  $V_{OUT\_LCL}$  through 50 $\Omega$  in the LTM4603-1.



### SIMPLIFIED BLOCK DIAGRAM





### **DECOUPLING REQUIREMENTS** $T_A = 25^{\circ}C$ , $V_{IN} = 12V$ . Use Figure 1 configuration.

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
C <sub>IN</sub>	External Input Capacitor Requirement (V <sub>IN</sub> = 4.5V to 20V, V <sub>OUT</sub> = 1.5V)	I <sub>OUT</sub> = 6A	20			μF
C <sub>OUT</sub>	External Output Capacitor Requirement $(V_{IN} = 4.5V \text{ to } 20V, V_{OUT} = 1.5V)$	I <sub>OUT</sub> = 6A	100	200		μF



## OPERATION

#### **Power Module Description**

The LTM4603 is a standalone nonisolated switching mode DC/DC power supply. It can deliver up to 6A of DC output current with few external input and output capacitors. This module provides precisely regulated output voltage programmable via one external resistor from  $0.6V_{DC}$  to  $5.0V_{DC}$  over a 4.5V to 20V wide input voltage. The typical application schematic is shown in Figure 18.

The LTM4603 has an integrated constant on-time current mode regulator, ultralow  $R_{DS(ON)}$  FETs with fast switching speed and integrated Schottky diodes. The typical switching frequency is 1MHz at full load. With current mode control and internal feedback loop compensation, the LTM4603 module has sufficient stability margins and good transient performance under a wide range of operating conditions and with a wide range of output capacitors, even all ceramic output capacitors.

Current mode control provides cycle-by-cycle fast current limit. Besides, foldback current limiting is provided in an overcurrent condition while  $V_{FB}$  drops. Internal overvoltage and undervoltage comparators pull the open-drain PGOOD output low if the output feedback voltage exits a  $\pm 10\%$  window around the regulation point. Furthermore, in an overvoltage condition, internal top FET Q1 is turned

off and bottom FET Q2 is turned on and held on until the overvoltage condition clears.

Pulling the RUN pin below 1V forces the controller into its shutdown state, turning off both Q1 and Q2. At low load current, the module works in continuous current mode by default to achieve minimum output ripple voltage.

When  $DRV_{CC}$  pin is connected to  $INTV_{CC}$  an integrated 5V linear regulator powers the internal gate drivers. If a 5V external bias supply is applied on the  $DRV_{CC}$  pin, then an efficiency improvement will occur due to the reduced power loss in the internal linear regulator. This is especially true at the high end of the input voltage range.

The LTM4603 has a very accurate differential remote sense amplifier with very low offset. This provides for very accurate output voltage measurement at the load. The MPGM pin, MARG0 pin and MARG1 pin are used to support voltage margining, where the percentage of margin is programmed by the MPGM pin, and the MARG0 and MARG1 select margining.

The PLLIN pin provides frequency synchronization of the device to an external clock. The TRACK/SS pin is used for power supply tracking and soft-start programming.



The typical LTM4603 application circuit is shown in Figure 18. External component selection is primarily determined by the maximum load current and output voltage. Refer to Table 2 for specific external capacitor requirements for a particular application.

#### V<sub>IN</sub> to V<sub>OUT</sub> Step-Down Ratios

There are restrictions in the maximum  $V_{\text{IN}}$  and  $V_{\text{OUT}}$  step down ratio that can be achieved for a given input voltage. These constraints are shown in the Typical Performance Characteristics curves labeled  $V_{\text{IN}}$  to  $V_{\text{OUT}}$  Step-Down Ratio. Note that additional thermal derating may apply. See the Thermal Considerations and Output Current Derating section of this data sheet.

#### **Output Voltage Programming and Margining**

The PWM controller has an internal 0.6V reference voltage. As shown in the Block Diagram, a 1M and a 60.4k 0.5% internal feedback resistor connects  $V_{OUT}$  and  $V_{FB}$  pins together. The  $V_{OUT\_LCL}$  pin is connected between the 1M and the 60.4k resistor. The 1M resistor is used to protect against an output overvoltage condition if the  $V_{OUT\_LCL}$  pin is not connected to the output, or if the remote sense amplifier output is not connected to  $V_{OUT\_LCL}$ . In these cases, the output voltage will default to 0.6V. Adding a resistor  $R_{SET}$  from the  $V_{FB}$  pin to SGND pin programs the output voltage:

$$V_{OUT} = 0.6 \frac{60.4 \text{k} + \text{R}_{\text{SET}}}{\text{R}_{\text{SET}}}$$

Table 1. R <sub>SET</sub> Standard 1% Resistor	Values vs V <sub>OUT</sub>
--	----------------------------

R <sub>SET</sub> (kΩ)	Open	60.4	40.2	30.1	25.5	19.1	13.3	8.25
V <sub>OUT</sub> (V)	0.6	1.2	1.5	1.8	2	2.5	3.3	5

The MPGM pin programs a current that when multiplied by an internal 10k resistor sets up the 0.6V reference  $\pm$ offset for margining. A 1.18V reference divided by the R<sub>PGM</sub> resistor on the MPGM pin programs the current. Calculate V<sub>OUT(MARGIN)</sub>:

$$V_{OUT(MARGIN)} = \frac{\% V_{OUT}}{100} \bullet V_{OUT}$$

where  $V_{OUT}$  is the percentage of  $V_{OUT}$  you want to margin, and  $V_{OUT(MARGIN)}$  is the margin quantity in volts:

$$R_{PGM} = \frac{V_{OUT}}{0.6V} \bullet \frac{1.18V}{V_{OUT(MARGIN)}} \bullet 10k$$

where  $\mathsf{R}_{\mathsf{PGM}}$  is the resistor value to place on the MPGM pin to ground.

The margining voltage,  $V_{OUT(MARGIN)}$ , will be added or subtracted from the nominal output voltage as determined by the state of the MARGO and MARG1 pins. See the truth table below:

MARG1	MARGO	MODE
LOW	LOW	NO MARGIN
LOW	HIGH	MARGIN UP
HIGH	LOW	MARGIN DOWN
HIGH	HIGH	NO MARGIN

### **Input Capacitors**

LTM4603 module should be connected to a low AC impedance DC source. Input capacitors are required to be placed adjacent to the module. In Figure 18, the  $10\mu$ F ceramic input capacitors are selected for their ability to handle the large RMS current into the converter. An input bulk capacitor of  $100\mu$ F is optional. This  $100\mu$ F capacitor is only needed if the input source impedance is compromised by long inductive leads or traces.

For a buck converter, the switching duty-cycle can be estimated as:

$$D = \frac{V_{OUT}}{V_{IN}}$$

Without considering the inductor ripple current, the RMS current of the input capacitor can be estimated as:

$$I_{CIN(RMS)} = \frac{I_{OUT(MAX)}}{\eta\%} \bullet \sqrt{D \bullet (1-D)}$$

In the above equation,  $\eta\%$  is the estimated efficiency of the power module. C<sub>IN</sub> can be a switcher-rated electrolytic aluminum capacitor, OS-CON capacitor or high value ceramic capacitor. Note the capacitor ripple current ratings are often based on temperature and hours of life. This makes it advisable to properly derate the input capacitor,



or choose a capacitor rated at a higher temperature than required. Always contact the capacitor manufacturer for derating requirements.

In Figure 18, the  $10\mu$ F ceramic capacitors are together used as a high frequency input decoupling capacitor. In a typical 6A output application, two very low ESR, X5R or X7R,  $10\mu$ F ceramic capacitors are recommended. These decoupling capacitors should be placed directly adjacent to the module input pins in the PCB layout to minimize the trace inductance and high frequency AC noise. Each  $10\mu$ F ceramic is typically good for 2A to 3A of RMS ripple current. Refer to your ceramics capacitor catalog for the RMS current ratings.

Multiphase operation with multiple LTM4603 devices in parallel will lower the effective input RMS ripple current due to the interleaving operation of the regulators. Application Note 77 provides a detailed explanation. Refer to Figure 2 for the input capacitor ripple current reduction as a function of the number of phases. The figure provides a ratio of RMS ripple current to DC load current as a function of duty cycle and the number of paralleled phases. Pick the corresponding duty cycle and the number of phases to arrive at the correct ripple current value. For example, the 2-phase parallel LTM4603 design provides 10A at 2.5V output from a 12V input. The duty cycle is DC = 2.5V/12V = 0.21. The 2-phase curve has a ratio of ~0.25 for a duty cycle of 0.21. This 0.25 ratio of RMS ripple current to a DC load current of 10A equals ~2.5A of input RMS ripple current for the external input capacitors.

#### **Output Capacitors**

The LTM4603 is designed for low output ripple voltage. The bulk output capacitors defined as  $C_{OUT}$  are chosen with low enough effective series resistance (ESR) to meet the output ripple voltage and transient requirements.  $C_{OUT}$ can be a low ESR tantalum capacitor, a low ESR polymer capacitor or a ceramic capacitor. The typical capacitance is 200µF if all ceramic output capacitors are used. Additional output filtering may be required by the system designer if further reduction of output ripple or dynamic transient spikes is required. Table 2 shows a matrix of different output voltages and output capacitors to minimize the voltage droop and overshoot during a 2.5A/µs transient. The table optimizes total equivalent ESR and total bulk capacitance to maximize transient performance.

Multiphase operation with multiple LTM4603 devices in parallel will lower the effective output ripple current due to the interleaving operation of the regulators. For example, each LTM4603's inductor current in a 12V to 2.5V multiphase design can be read from the Inductor Ripple Current vs Duty Cycle graph (Figure 3). The large ripple current at low duty cycle and high output voltage can be reduced by adding an external resistor from  $f_{SET}$  to ground which increases the frequency. If we choose the duty cycle of DC = 2.5V/12V = 0.21, the inductor ripple current for 2.5V output at 21% duty cycle is ~3A in Figure 3.





Figure 2. Normalized Input RMS Ripple Current vs Duty Cycle for One to Six Modules (Phases)










Figure 4. Normalized Output Ripple Current vs Duty Cycle, DIr =  $V_0T/L_1$ 

Figure 4 provides a ratio of peak-to-peak output ripple current to the inductor current as a function of duty cycle and the number of paralleled phases. Pick the corresponding duty cycle and the number of phases to arrive at the correct output ripple current ratio value. If a 2-phase operation is chosen at a duty cycle of 21%, then 0.6 is the ratio. This 0.6 ratio of output ripple current to inductor ripple of 3A equals 8A of effective output ripple current. Refer to Application Note 77 for a detailed explanation of output ripple current reduction as a function of paralleled phases.

The output ripple voltage has two components that are related to the amount of bulk capacitance and effective series resistance (ESR) of the output bulk capacitance. Therefore, the output ripple voltage can be calculated with the known effective output ripple current. The equation:  $\Delta V_{OUT(P-P)} \approx (\Delta I_L / (8 \bullet f \bullet m \bullet C_{OUT}) + ESR \bullet \Delta I_L), \text{ where } f \text{ is frequency and } m \text{ is the number of parallel phases.} This calculation process can be easily accomplished by LTpowerCAD<sup>TM</sup>.$ 

# Fault Conditions: Current Limit and Overcurrent Foldback

The LTM4603 has a current mode controller which inherently limits the cycle-by-cycle inductor current, not only in steady-state operation but also in response to transients.

To further limit current in the event of an overload condition, the LTM4603 provides foldback current limiting. If the output voltage falls by more than 50%, then the maximum output current is progressively lowered to about one sixth of its full current limit value.

#### **Soft-Start and Tracking**

The TRACK/SS pin provides a means to either soft-start the regulator or track it to a different power supply. A capacitor on this pin will program the ramp rate of the output voltage. A  $1.5\mu$ A current source will charge up the external soft-start capacitor to 80% of the 0.6V internal voltage reference plus or minus any margin delta. This will

control the ramp of the internal reference and the output voltage. The total soft-start time can be calculated as:

$$t_{\text{SOFTSTART}} = 0.8 \bullet \left( 0.6V \pm V_{\text{OUT}(\text{MARGIN})} \right) \bullet \frac{C_{\text{SS}}}{1.5\mu\text{A}}$$

When the RUN pin falls below 1.5V, then the TRACK/SS pin is reset to allow for proper soft-start control when the regulator is enabled again. Current foldback and forced continuous mode are disabled during the soft-start process. The soft-start function can also be used to control the output ramp up time, so that another regulator can be easily tracked to it.

### Output Voltage Tracking

Output voltage tracking can be programmed externally using the TRACK/SS pin. The output can be tracked up and down with another regulator. Figure 5 shows an example of coincident tracking where the master regulator's output is divided down with an external resistor divider that is the same as the slave regulator's feedback divider. The master output must be greater than the slave output for the tracking to work. Figure 6 shows the coincident output tracking characteristics.

Ratiometric tracking can be achieved by a few simple calculations and the slew rate value applied to the master's TRACK/SS pin. The TRACK/SS pin has a control range from OV to 0.6V. The master's TRACK/SS pin slew rate is directly equal to the master's output slew rate in volts/ time. The equation:

$$\frac{MR}{SR} \bullet 60.4k = R_T$$

where MR is the master's output slew rate and SR is the slave's output slew rate in volts/time. When coincident tracking is desired, then MR and SR are equal, thus  $R_{TB}$  is equal to 60.4k.  $R_B$  is derived from equation:

$$R_{B} = \frac{0.6V}{\frac{V_{FB}}{60.4k} + \frac{V_{FB}}{R_{FB}(Slave)} - \frac{V_{TRACK}}{R_{TB}}}$$

where  $V_{FB}$  is the feedback voltage reference of the regulator, and  $V_{TRACK}$  is 0.6V.




Figure 5. Coincident Tracking Schematic




Figure 6. Coincident Output Tracking Characteristics

In ratiometric tracking, a different slew rate maybe desired for the slave regulator.  $R_T$  can be solved for when SR is slower than MR. Make sure that the slave supply slew rate is chosen to be fast enough so that the slave output voltage will reach its final value before the master output.

For example, MR = 1.5V/ms, and SR = 1.2V/ms. Then  $R_T$  = 75k. Solve for  $R_B$  to equal 51.1k.

For applications that do not require tracking or sequencing, simply tie the TRACK/SS pin to  $\rm INTV_{CC}$  to let RUN control the turn on/off. When the RUN pin is below its threshold or V\_{IN} is below the undervoltage lockout threshold, then TRACK/SS is pulled low.



#### Run Enable

The RUN pin is used to enable the power module. The pin has an internal 5.1V Zener to ground. The pin can be driven with a logic input not to exceed 5V.

The RUN pin can also be used as an undervoltage lock out (UVLO) function by connecting a resistor divider from the input supply to the RUN pin:

$$V_{\rm UVL0} = \frac{\rm R1 + R2}{\rm R2} \bullet 1.5\rm V$$

See the Simplified Block Diagram (Figure 1).

#### Power Good

The PGOOD pin is an open-drain pin that can be used to monitor valid output voltage regulation. This pin monitors a  $\pm 10\%$  window around the regulation point and tracks with margining.

#### **COMP** Pin

This pin is the external compensation pin. The module has already been internally compensated for most output voltages. Table 2 is provided for most application requirements. LTpowerCAD is available for control loop optimization.

#### PLLIN

The power module has a phase-locked loop comprised of an internal voltage controlled oscillator and a phase detector. This allows the internal top MOSFET turn-on to be locked to the rising edge of an external clock. The frequency range is ±30% around the operating frequency of 1MHz. A pulse detection circuit is used to detect a clock on the PLLIN pin to turn on the phase-locked loop. The pulse width of the clock has to be at least 400ns and the amplitude at least 2V. The PLLIN pin must be driven from a low impedance source such as a logic gate located close to the pin. During start-up of the regulator, the phase-locked loop function is disabled.

### $\ensuremath{\mathsf{INTV}_{\mathsf{CC}}}$ and $\ensuremath{\mathsf{DRV}_{\mathsf{CC}}}$ Connection

An internal low dropout regulator produces an internal 5V supply that powers the control circuitry and  $\text{DRV}_{\text{CC}}$  for driving the internal power MOSFETs. Therefore, if



the system does not have a 5V power rail, the LTM4603 can be directly powered by Vin. The gate driver current through the LDO is about 20mA. The internal LDO power dissipation can be calculated as:

 $P_{LDO\_LOSS} = 20mA \bullet (V_{IN} - 5V)$ 

The LTM4603 also provides the external gate driver voltage pin DRV<sub>CC</sub>. If there is a 5V rail in the system, it is recommended to connect the DRV<sub>CC</sub> pin to the external 5V rail. This is especially true for higher input voltages. Do not apply more than 6V to the DRV<sub>CC</sub> pin. A 5V output can be used to power the DRV<sub>CC</sub> pin with an external circuit as shown in Figure 16.

#### Parallel Operation of the Module

The LTM4603 device is an inherently current mode controlled device. Parallel modules will have very good current sharing. This will balance the thermals on the design. The voltage feedback equation changes with the variable n as modules are paralleled:

$$V_{OUT} = 0.6V \frac{\frac{60.4k}{n} + R_{FB}}{R_{FB}}$$

or equivalently,

$$R_{FB} = \frac{\frac{60.4k}{n}}{\frac{V_{OUT}}{0.6V} - 1}$$

where n is the number of paralleled modules.

#### Thermal Considerations and Output Current Derating

The power loss curves in Figures 7 and 8 can be used in coordination with the load current derating curves in Figures 9 to 12, and Figures 13 to 14 for calculating an approximate  $\theta_{JA}$  for the module with various heat sinking methods. Thermal models are derived from several temperature measurements at the bench and thermal modeling analysis. Thermal Application Note 103 provides a detailed explanation of the analysis for the thermal models and the derating curves. Tables 3 and 4 provide a summary of the equivalent  $\theta_{JA}$  for the noted conditions. These equivalent  $\theta_{JA}$  parameters are correlated to the measured values,




Figure 7. 1.5V Power Loss





Figure 8. 3.3V Power Loss







Figure 10. BGA Heat Sink 5V<sub>IN</sub>



6

Figure 11. No Heat Sink  $12V_{IN}$ 




Figure 12. BGA Heat Sink  $12V_{IN}$ 






Figure 13.  $12V_{IN}$ ,  $3.3V_{OUT}$  No Heat Sink







#### Table 2. Output Voltage Response Versus Component Matrix (Refer to Figure 18)

#### TYPICAL MEASURED VALUES

C <sub>out1</sub> vendors	PART NUMBER	C <sub>OUT2</sub> VENDORS	PART NUMBER
TAIYO YUDEN	JMK316BJ226ML-T501 (22µF, 6.3V)	SANYO POSCAP	6TPE220MIL (220µF, 6.3V)
TAIYO YUDEN	ЈМК325ВЈ476ММ-Т (47µӺ, 6.3V)	SANYO POSCAP	2R5TPE330M9 (330µF, 2.5V)
TDK	C3225X5R0J476M (47µF, 6.3V)	SANYO POSCAP	4TPE330MCL (330µF, 4V)

V <sub>OUT</sub> (V)	C <sub>in</sub> (ceramic)	C <sub>IN</sub> (BULK)	C <sub>out1</sub> (Ceramic)	C <sub>OUT2</sub> (BULK)	V <sub>IN</sub> (V)	DROOP (mV)	PEAK TO PEAK (mV)	RECOVERY TIME (µs)	LOAD STEP (A/µs)	R <sub>SET</sub> (kΩ)
1.2	2 × 10µF 25V	150µF 35V	1 × 22µF 6.3V	330µF 4V	5	34	68	30	3	60.4
1.2	2 × 10µF 25V	150µF 35V	1 × 47µF 6.3V	330µF 2.5V	5	22	40	26	3	60.4
1.2	2 × 10µF 25V	150µF 35V	2 × 47µF 6.3V	220µF 6.3V	5	20	40	24	3	60.4
1.2	2 × 10µF 25V	150µF 35V	4 × 47µF 6.3V	NONE	5	32	60	18	3	60.4
1.2	2 × 10µF 25V	150µF 35V	1 × 22µF 6.3V	330µF 4V	12	34	68	30	3	60.4
1.2	2 × 10µF 25V	150µF 35V	1 × 47µF 6.3V	330µF 2.5V	12	22	40	26	3	60.4
1.2	2 × 10µF 25V	150µF 35V	2 × 47µF 6.3V	220µF 6.3V	12	20	39	24	3	60.4
1.2	2 × 10µF 25V	150µF 35V	4 × 47µF 6.3V	NONE	12	29.5	55	18	3	60.4
1.5	2 × 10µF 25V	150µF 35V	1 × 22µF 6.3V	330µF 4V	5	35	70	30	3	40.2
1.5	2 × 10µF 25V	150µF 35V	1 × 47µF 6.3V	330µF 2.5V	5	25	48	30	3	40.2
1.5	2 × 10µF 25V	150µF 35V	2 × 47µF 6.3V	220µF 6.3V	5	24	47.5	26	3	40.2
1.5	2 × 10µF 25V	150µF 35V	4 × 47µF 6.3V	NONE	5	36	68	26	3	40.2
1.5	2 × 10µF 25V	150µF 35V	1 × 22µF 6.3V	330µF 4V	12	35	70	30	3	40.2
1.5	2 × 10µF 25V	150µF 35V	1 × 47µF 6.3V	330µF 2.5V	12	25	48	30	3	40.2
1.5	2 × 10µF 25V	150µF 35V	2 × 47µF 6.3V	220µF 6.3V	12	24	45	26	3	40.2
1.5	2 × 10µF 25V	150µF 35V	4 × 47µF 6.3V	NONE	12	32.6	61.9	26	3	40.2
1.8	2 × 10µF 25V	150µF 35V	1 × 22µF 6.3V	330µF 4V	5	38	76	37	3	30.1
1.8	2 × 10µF 25V	150µF 35V	1 × 47µF 6.3V	330µF 2.5V	5	29.5	57.5	30	3	30.1
1.8	2 × 10µF 25V	150µF 35V	2 × 47µF 6.3V	220µF 6.3V	5	28	55	26	3	30.1
1.8	2 × 10µF 25V	150µF 35V	4 × 47µF 6.3V	NONE	5	43	80	26	3	30.1
1.8	2 × 10µF 25V	150µF 35V	1 × 22µF 6.3V	330µF 4V	12	38	76	37	3	30.1
1.8	2 × 10µF 25V	150µF 35V	1 × 47µF 6.3V	330µF 2.5V	12	28	55	30	3	30.1
1.8	2 × 10µF 25V	150µF 35V	2 × 47µF 6.3V	220µF 6.3V	12	27	52	26	3	30.1
1.8	2 × 10µF 25V	150µF 35V	$4 \times 47 \mu F 6.3V$	NONE	12	36.4	70	26	3	30.1
2.5	2 × 10µF 25V	150µF 35V	$1 \times 22 \mu F 6.3 V$	330µF 4V	5	38	78	40	3	19.1
2.5	2 × 10µF 25V	150µF 35V	1 × 47µF 6.3V	330µF 4V	5	37.6	74	34	3	19.1
2.5	2 × 10µF 25V	150µF 35V	2 × 47µF 6.3V	220µF 6.3V	5	39.5	78.1	28	3	19.1
2.5	2 × 10µF 25V	150µF 35V	4 × 47µF 6.3V	NONE	5	66	119	12	3	19.1
2.5	2 × 10µF 25V	150µF 35V	1 × 22µF 6.3V	330µF 4V	12	38	78	40	3	19.1
2.5	2 × 10µF 25V	150µF 35V	1 × 47µF 6.3V	330µF 4V	12	34.5	66.3	34	3	19.1
2.5	2 × 10µF 25V	150µF 35V	2 × 47µF 6.3V	220µF 6.3V	12	35.8	68.8	28	3	19.1
2.5	2 × 10µF 25V	150µF 35V	4 × 47µF 6.3V	NONE	12	50	98	18	3	19.1
3.3	2 × 10µF 25V	150µF 35V	1 × 22µF 6.3V	330µF 4V	7	42	86	40	3	13.3
3.3	2 × 10µF 25V	150µF 35V	1 × 47µF 6.3V	330µF 4V	7	47	89	32	3	13.3
3.3	2 × 10µF 25V	150µF 35V	2 × 47µF 6.3V	220µF 6.3V	7	50	94	28	3	13.3
3.3	2 × 10µF 25V	150µF 35V	4 × 47µF 6.3V	NONE	7	75	141	14	3	13.3
3.3	2 × 10µF 25V	150µF 35V	1 × 22µF 6.3V	330µF 4V	12	42	86	40	3	13.3
3.3	2 × 10µF 25V	150µF 35V	1 × 47µF 6.3V	330µF 4V	12	47	88	32	3	13.3
3.3	2 × 10µF 25V	150µF 35V	2 × 47µF 6.3V	220µF 6.3V	12	50	94	28	3	13.3
3.3	2 × 10µF 25V	150µF 35V	4 × 47µF 6.3V	NONE	12	69	131	22	3	13.3
5	2 × 10µF 25V	150µF 35V	4 × 47µF 6.3V	NONE	15	110	215	20	3	8.25
5	2 × 10µF 25V	150µF 35V	4 × 47µF 6.3V	NONE	20	110	217	20	3	8.25



#### Table 3. 1.5V Output

DERATING CURVE	V <sub>IN</sub> (V)	POWER LOSS CURVE	AIR FLOW (LFM)	HEAT SINK	θ <sub>JA</sub> (°C/W)
Figures 9, 11	5, 12	Figure 7	0	None	15.2
Figures 9, 11	5, 12	Figure 7	200	None	14
Figures 9, 11	5, 12	Figure 7	400	None	12
Figures 10, 12	5, 12	Figure 7	0	BGA Heat Sink	13.9
Figures 10, 12	5, 12	Figure 7	200	BGA Heat Sink	11.3
Figures 10, 12	5, 12	Figure 7	400	BGA Heat Sink	10.25

#### Table 4. 3.3V Output

DERATING CURVE	V <sub>IN</sub> (V)	POWER LOSS CURVE	AIR FLOW (LFM)	HEAT SINK	θ <sub>JA</sub> (°C/W)
Figure 13	12	Figure 8	0	None	15.2
Figure 13	12	Figure 8	200	None	14.6
Figure 13	12	Figure 8	400	None	13.4
Figure 14	12	Figure 8	0	BGA Heat Sink	13.9
Figure 14	12	Figure 8	200	BGA Heat Sink	11.1
Figure 14 12		Figure 8	400	BGA Heat Sink	10.5

#### **Heat Sink Manufacturer**

Aavid Thermalloy	Part No: 375424B00034G	Phone: 603-224-9988



and are improved with air flow. The case temperature is maintained at 100°C or below for the derating curves. This allows for 4W maximum power dissipation in the total module with top and bottom heat sinking, and 2W power dissipation through the top of the module with an approximate  $\theta_{JC}$  between 6°C/W to 9°C/W. This equates to a total of 124°C at the junction of the device.

#### **Safety Considerations**

The LTM4603 modules do not provide isolation from  $V_{\rm IN}$  to  $V_{\rm OUT}$ . There is no internal fuse. If required, a slow blow fuse with a rating twice the maximum input current needs to be provided to protect each unit from catastrophic failure.

#### Layout Checklist/Example

The high integration of LTM4603 makes the PCB board layout very simple and easy. However, to optimize its electrical and thermal performance, some layout considerations are still necessary.

- Use large PCB copper areas for high current path, including  $V_{IN}$ , PGND and  $V_{OUT}$ . It helps to minimize the PCB conduction loss and thermal stress.
- Place high frequency ceramic input and output capacitors next to the  $V_{\rm IN},$  PGND and  $V_{\rm OUT}$  pins to minimize high frequency noise.
- Place a dedicated power ground layer underneath the unit.

- To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers.
- Do not put vias directly on pads.
- If vias are placed onto the pads, the the vias must be capped.
- Interstitial via placement can also be used if necessary.
- Use a separated SGND ground copper area for components connected to signal pins. Connect the SGND to PGND underneath the unit.

Figure 15 gives a good example of the recommended layout.

#### **Frequency Adjustment**

The LTM4603 is designed to typically operate at 1MHz across most input conditions. The  $f_{SET}$  pin is typically left open. The switching frequency has been optimized for maintaining constant output ripple noise over most operating ranges. The 1MHz switching frequency and the 400ns minimum off time can limit operation at higher duty cycles like 5V<sub>IN</sub> to 3.3V<sub>OUT</sub>, and produce excessive inductor ripple currents for lower duty cycle applications such as 20V<sub>IN</sub> to 5V<sub>OUT</sub>. The 5V<sub>OUT</sub> and 3.3V<sub>OUT</sub> drop out curves are modified by adding an external resistor on the f<sub>SET</sub> pin to allow for lower input voltage operation, or higher input voltage operation.




Figure 15. Recommended Layout



#### **Example for 5V Output**

LTM4603 minimum on-time = 100ns  $t_{ON} = [(V_{OUT} \bullet 10pF)/I_{fSET}], \text{ for } V_{OUT} > 4.8V \text{ use } 4.8V$ LTM4603 minimum off-time = 400ns  $t_{OFF} = t - t_{ON}, \text{ where } t = 1/\text{Frequency}$ Duty Cycle =  $t_{ON}/t \text{ or } V_{OUT}/V_{IN}$ 

Equations for setting frequency:

 $I_{fSET} = (V_{IN}/(3 \bullet R_{fSET}))$ , for 20V operation,  $I_{fSET} = 201 \mu A$ ,  $t_{ON}$ =  $[(4.8 \bullet 10 \text{pF})/I_{\text{fSET}}]$ ,  $t_{\text{ON}} = 239 \text{ns}$ , where the internal R<sub>fSET</sub> is 33.2k. Frequency =  $(V_{OUT}/(V_{IN} \bullet t_{ON})) = (5V/(20 \bullet 239ns))$ ~ 1MHz. The inductor ripple current begins to get high at the higher input voltages due to a larger voltage across the inductor. This is noted in the Inductor Ripple Current vs Duty Cycle graph at ~5A at 25% duty cycle. The inductor ripple current can be lowered at the higher input voltages by adding an external resistor from f<sub>SFT</sub> to ground to increase the switching frequency. A 3A ripple current is chosen, and the total peak current is equal to 1/2 of the 3A ripple current plus the output current. The 5V output current is limited to 5A, so total peak current is less than 6.5A. This is below the 7A peak specified value. A 150k resistor is placed from f<sub>SET</sub> to ground, and the parallel combination of 150k and 33.2k equates to 27.2k. The I<sub>fSET</sub> calculation with 27.2k and 20V input voltage equals  $245\mu$ A. This equates to a t<sub>ON</sub> of 196ns. This will increase the switching frequency from 1MHz to ~1.28MHz for the 20V to 5V conversion. The minimum on time is above 100ns at 20V input. Since the switching frequency is approximately constant over input and output conditions, then the lower input voltage range is limited to 10V for the 1.28MHz operation due to the 400ns minimum off time. Equation:  $t_{ON} = (V_{OUT}/V_{IN})$ • (1/Frequency) equates to a 382ns on time, and a 400ns off time. The VIN to VOUT Step-Down Ratio curve reflects an operating range of 10V to 20V for 1.28MHz operation with a 150k resistor to ground, and an 8V to 16V operation for f<sub>SET</sub> floating. These modifications are made to provide wider input voltage ranges for the 5V output designs while limiting the inductor ripple current, and maintaining the 400ns minimum off time.

#### Example for 3.3V Output

LTM4603 minimum on-time = 100ns  $t_{ON} = [(V_{OUT} \bullet 10pF)/I_{fSET}]$ LTM4603 minimum off-time = 400ns  $t_{OFF} = t - t_{ON}$ , where t = 1/Frequency Duty Cycle (DC) =  $t_{ON}/t$  or  $V_{OUT}/V_{IN}$ 

Equations for setting frequency:

$$\begin{split} I_{fSET} &= [V_{IN}/(3 \bullet R_{fSET})], \text{ for 20V operation, } I_{fSET} = 201 \mu A, \\ t_{ON} &= [(3.3 \bullet 10 \text{pF})/I_{fSET}], t_{ON} = 164 \text{ns, where the internal} \\ R_{fSET} \text{ is } 33.2 \text{k. Frequency} &= [V_{OUT}/(V_{IN} \bullet t_{ON})] = [3.3 \text{V}/(20 \bullet 164 \text{ns})] \sim 1 \text{MHz}. \text{ The minimum on-time and minimum} \\ \text{off-time are within specification at 164 ns and 836 ns.} \\ \text{However, the 4.5 V input to 3.3 V output circuit will not meet} \\ \text{the minimum off-time specification of 400 ns} (t_{ON} = 733 \text{ns, Frequency} = 1 \text{MHz}, t_{OFF} = 267 \text{ns}). \end{split}$$

#### Solution

Lower the switching frequency at lower input voltages to allow for higher duty cycles, and meet the 400ns minimum off-time at 4.5V input voltage. The off-time should be about 500ns with 100ns guard band included. The duty cycle for (3.3V/4.5V) = ~73%. Frequency =  $(1 - DC)/t_{OFF}$ , or (1-0.73)/500 ns = 540 kHz. The switching frequency needs to be lowered to 540kHz at 4.5V input.  $t_{ON} = DC/frequency$ , or 1.35 $\mu$ s. The f<sub>SFT</sub> pin voltage is 1/3 of V<sub>IN</sub>, and the I<sub>fSFT</sub> current equates to  $45\mu$ A with the internal 33.2k. The I<sub>fSFT</sub> current needs to be 24µA for 540kHz operation. A resistor can be placed from  $V_{OUT}$  to  $f_{SET}$  to lower the effective  $I_{fSET}$ current out of the  $f_{SFT}$  pin to 24µA. The  $f_{SFT}$  pin is 4.5V/3 =1.5V and  $V_{OUT}$  = 3.3V, therefore 82.5k will source 21µA into the f<sub>SET</sub> node and lower the I<sub>fSET</sub> current to 24µA. This enables the 540kHz operation and the 4.5V to 20V input operation for down converting to 3.3V output. The frequency will scale from 540kHz to 1.2MHz over this input range. This provides for an effective output current of 5A over the input range.






Figure 16. 5V at 5A Design Without Differential Amplifier




Figure 17. 3.3V at 5A Design







Figure 18. Typical 4.5V to  $_{20VIN}$ , 1.5V at 6A Design









### TYPICAL APPLICATION

**LINEAR** TECHNOLOGY



### PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.






### **REVISION HISTORY** (Revision history begins at Rev B)

REV	DATE	DESCRIPTION	PAGE NUMBER
В	8/11	Updated Note 2 test parameters.	4
		Updated the usage of Remote Sense Amplifier pins.	7
		Updated the f <sub>SET</sub> pin description.	8
		Updated the Simplified Block Diagram.	9
		Added additional information for the tracking applications.	14
		Updated the Frequency Adjustment section and equations.	19, 20
		Updated the example circuits.	22, 23
		Added a package photo.	26
		Updated the Related Parts information.	26






### TYPICAL APPLICATION



3.3V at 5A, LTM4603-1 (No Remote Sense Amplifier)

### PACKAGE PHOTOGRAPH



### **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS			
LTM4628	Dual 8A, 26V, DC/DC µModule Regulator	$0.6V \le V_{OUT} \le 5V$ , Remote Sense Amplifier, Internal Temperature Sensin Output, 15mm $\times$ 15mm $\times$ 4.32mm LGA			
LTM4627 20V, 15A DC/DC µModule Regulator		$0.6V \leq V_{OUT} \leq$ 5V, PLL Input, Remote Sense Amplifier, $V_{OUT}$ Tracking, 15mm $\times$ 15mm $\times$ 4.32mm LGA			
LTM4618	26V, 6A DC/DC μModule Regulator	$0.8V \le V_{OUT} \le 5V$ , PLL Input, $V_{OUT}$ Tracking, 9mm × 15mm × 4.32mm LGA			
LTM4606	28V, 6A EN55022 Class B DC/DC µModule Regulator	$0.6V \le V_{OUT} \le 5V$ , PLL Input, $V_{OUT}$ Tracking and Margining, 15mm $\times$ 15mm $\times$ 2.82mm LGA			
LTM4601AHV	28V, 12A DC/DC µModule Regulator	$0.6V \le V_{OUT} \le 5V$ , PLL Input, Remote Sense Amplifier, $V_{OUT}$ Tracking and Margining, 15mm $\times$ 15mm $\times$ 2.82mm LGA			
LTM8025	36V <sub>IN</sub> , 3A DC/DC μModule Regulator	$0.8V \le V_{OUT} \le 24V$ , CLK Input, 9mm × 15mm × 4.32mm LGA Package			
LTM6908	50kHz to 10MHz Dual Output Oscillator	90° or 180° Phase Shift Between Outputs, Optional Spread Spectrum Frequency Modulation, 2mm × 3mm DFN			

LT 0811 REV B • PRINTED IN USA