

LTM2173-14

14-Bit, 80Msps Low Power Quad ADC

FEATURES

- ⁿ **4-Channel Simultaneous Sampling ADC**
- 73dB SNR
- 88dB SFDR
- **E** Low Power: 96mW per Channel
- Single 1.8V Supply
- Serial LVDS Outputs: 1 or 2 Bits per Channel
- Selectable Input Ranges: $1V_{P-P}$ to $2V_{P-P}$
- 800MHz Full Power Bandwidth S/H
- Shutdown and Nap Modes
- Serial SPI Port for Configuration
- Internal Bypass Capacitance, No External **Components**
- \blacksquare 140-Pin (11.25mm \times 9mm) BGA Package

APPLICATIONS

- \blacksquare Automotive
- \blacksquare Communications
- Cellular Base Stations
- Software Defined Radios
- \blacksquare Portable Medical Imaging
- \blacksquare Multichannel Data Acquisition
-

DESCRIPTION

The LTM®2173-14 is a 4-channel, simultaneous sampling 14-bit A/D converter designed for digitizing high frequency, wide dynamic range signals. AC performance includes 73dB SNR and 88dB spurious free dynamic range (SFDR). Low power consumption per channel reduces heat in high channel count applications. Integrated bypass capacitance and flow-through pinout reduces overall board space requirements.

DC specs include ±1LSB INL (typ), ±0.3LSB DNL (typ) and no missing codes over temperature. The transition noise is a low 1.2LSB_{RMS}.

The digital outputs are serial LVDS to minimize the number of data lines. Each channel outputs two bits at a time (2-lane mode). At lower sampling rates there is a one bit per channel option (1-lane mode).

The ENC⁺ and ENC⁻ inputs may be driven differentially or single-ended with a sine wave, PECL, LVDS, TTL, or CMOS inputs. An internal clock duty cycle stabilizer allows high performance at full speed for a wide range of clock duty cycles.

n Nondestructive Testing **All registered trademarks and trademarks** are the property of their respective owners.

TYPICAL APPLICATION

Document Feedback www.datasheetall.com

1

ABSOLUTE MAXIMUM RATINGS

(Notes 1, 2)

PIN CONFIGURATION

ORDER INFORMATION

• Pad or ball finish code is per IPC/JEDEC J-STD-609.

• BGA Package and Tray Drawings

Recommended BGA PCB Assembly and Manufacturing Procedures.

CONVERTER CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at TA = 25°C. (Note 5)

ANALOG INPUT The \bullet denotes the specifications which apply over the full operating temperature range, otherwise **specifications are at TA = 25°C. (Note 5)**

4

DYNAMIC ACCURACY The \bullet denotes the specifications which apply over the full operating temperature range, **otherwise specifications are at TA = 25°C. AIN = –1dBFS. (Note 5)**

INTERNAL REFERENCE CHARACTERISTICS The \bullet denotes the specifications which apply over the **full operating temperature range, otherwise specifications are at TA = 25°C. AIN = –1dBFS. (Note 5)**

DIGITAL INPUTS AND OUTPUTS The \bullet denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at TA = 25°C. (Note 5)

POWER REQUIREMENTS The \bullet denotes the specifications which apply over the full operating temperature

range, otherwise specifications are at TA = 25°C. (Note 9)

TIMING CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature

range, otherwise specifications are at $T_A = 25^{\circ}C$. (Note 5)

Note 1: Stresses beyond those listed under [Absolute Maximum Ratings](#page-1-0) may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

 $R_{\text{PULLUP}} = 2k$

Note 2: All voltage values are with respect to GND (unless otherwise noted).

Note 3: When these pin voltages are taken below GND or above V_{DD}, they will be clamped by internal diodes. This product can handle input currents of greater than 100mA below GND or above V_{DD} without latchup.

Note 4: When these pin voltages are taken below GND they will be clamped by internal diodes. When these pin voltages are taken above V_{DD} they will not be clamped by internal diodes. This product can handle input currents of greater than 100mA below GND without latchup.

Note 5: $V_{DD} = OV_{DD} = 1.8V$, $f_{SAMPLE} = 80MHz$, 2-lane output mode, differential $ENC^+/ENC^- = 2V_{P-P}$ sine wave, input range = $2V_{P-P}$ with differential drive, unless otherwise noted.

Note 6: Integral nonlinearity is defined as the deviation of a code from a best fit straight line to the transfer curve. The deviation is measured from the center of the quantization band.

TIMING CHARACTERISTICS

Note 7: Offset error is the offset voltage measured from –0.5 LSB when the output code flickers between 00 0000 0000 0000 and 11 1111 1111 1111 in 2's complement output mode.

Note 8: Guaranteed by design, not subject to test.

Note 9: $V_{DD} = OV_{DD} = 1.8V$, $f_{SAMPLE} = 80MHz$, 2-lane output mode, differential $ENC^+/ENC^- = 2V_{P-P}$ sine wave, input range = $2V_{P-P}$ with differential drive, unless otherwise noted. The supply current and power dissipation specifications are totals for the entire device, not per channel. **Note 10:** Recommended operating conditions.

Note 11: The maximum sampling frequency depends on the speed grade of the part and also which serialization mode is used. The maximum serial data rate is 1000Mbps so t_{SER} must be greater than or equal to 1ns.

Note 12: Near-channel crosstalk refers to Ch. 1 to Ch.2, and Ch.3 to Ch.4. Far-channel crosstalk refers to Ch.1 to Ch.3, Ch.1 to Ch.4, Ch.2 to Ch.3, and Ch.2 to Ch.4.

TIMING DIAGRAMS

2-Lane Output Mode, 14-Bit Serialization

NOTE THAT IN THIS MODE FR+/FR– HAS TWO TIMES THE PERIOD OF ENC+/ENC–

7

TIMING DIAGRAMS

2-Lane Output Mode, 12-Bit Serialization

OUT#B+, OUT#B– ARE DISABLED

TIMING DIAGRAMS

1-Lane Output Mode, 14-Bit Serialization

OUT#B+, OUT#B– ARE DISABLED

OUT#B+, OUT#B– ARE DISABLED

9

TIMING DIAGRAMS

SDO HIGH IMPEDANCE

217314 TD08

TYPICAL PERFORMANCE CHARACTERISTICS

FREQUENCY (MHz)

10 20 30 40

0

–100 –110 –120

–90

LTM2173-14: Shorted Input Histogram

11

217314 G07

TYPICAL PERFORMANCE CHARACTERISTICS

PIN FUNCTIONS

A_{IN1}⁺ (B2): Channel 1 Positive Differential Analog Input.

A_{IN1} (B1): Channel 1 Negative Differential Analog Input.

V_{CM12} (B3): Common Mode Bias Output, Nominally Equal to $V_{DD}/2$. V_{CM} should be used to bias the common mode of the analog inputs of channels 1 and 2. V_{CM} is internally bypassed to ground with a 0.1µF ceramic capacitor. No external capacitance is required.

A_{IN2}⁺ (G2): Channel 2 Positive Differential Analog Input.

A_{IN2}⁻ (G1): Channel 2 Negative Differential Analog Input.

A_{IN3}⁺ (H1): Channel 3 Positive Differential Analog Input.

A_{IN3}⁻ (H2): Channel 3 Negative Differential Analog Input.

V_{CM34} (N3): Common Mode Bias Output, Nominally Equal to $V_{DD}/2$. V_{CM} should be used to bias the common mode of the analog inputs of channels 3 and 4. V_{CM} is internally bypassed to ground with a 0.1µF ceramic capacitor. No external capacitance is required.

AIN4+ (N1): Channel 4 Positive Differential Analog Input.

A_{IN4}⁻ (N2): Channel 4 Negative Differential Analog Input.

V_{DD} (D3, D4, E3, E4, K3, K4, L3, L4): 1.8V Analog Power Supply. V_{DD} is internally bypassed to ground with 0.1 μ F ceramic capacitors.

ENC+ (P5): Encode Input. Conversion starts on the rising edge.

ENC– (P6): Encode Complement Input. Conversion starts on the falling edge.

CS (L5): In serial programming mode, (PAR/SER = 0V), $\overline{\text{CS}}$ is the serial interface chip select input. When $\overline{\text{CS}}$ is low, SCK is enabled for shifting data on SDI into the mode control registers. In parallel programming mode $(PAR/\overline{SER} = V_{DD})$, \overline{CS} selects 2-lane or 1-lane output mode. \overline{CS} can be driven with 1.8V to 3.3V logic.

SCK (L6): In serial programming mode, (PAR/SER = 0V), SCK is the serial interface clock input. In parallel programming mode (PAR/ \overline{SER} = V_{DD}), SCK selects 3.5mA or 1.75mA LVDS output currents. SCK can be driven with 1.8V to 3.3V logic.

SDI (M6): In serial programming mode, (PAR/SER = 0V), SDI is the serial interface data Input. Data on SDI is clocked into the mode control registers on the rising edge of SCK. In parallel programming mode (PAR/ $\overline{\text{SER}}$ = V_{DD}), SDI can be used to power down the part. SDI can be driven with 1.8V to 3.3V logic.

GND (See [Pin Configuration Table](#page-13-0)): ADC Power Ground. Use multiple vias close to pins.

OV_{DD} (G9, G10): Output Driver Supply. OV_{DD} is internally bypassed to ground with a 0.1µF ceramic capacitor.

SDO (E6): In serial programming mode, (PAR/SER = 0V), SDO is the optional serial interface data output. Data on SDO is read back from the mode control registers and can be latched on the falling edge of SCK. SDO is an open-drain N-channel MOSFET output that requires an external 2k pull-up resistor from 1.8V to 3.3V. If read back from the mode control registers is not needed, the pullup resistor is not necessary and SDO can be left unconnected. In parallel programming mode (PAR/ $\overline{\text{SER}}$ = V_{DD}), SDO is an input that enables internal 100Ω termination resistors on the digital outputs. When used as an input, SDO can be driven with 1.8V to 3.3V logic through a 1k series resistor.

PAR/SER (A7): Programming Mode Selection Pin. Connect to ground to enable the serial programming mode. CS, SCK, SDI and SDO become a serial interface that control the A/D operating modes. Connect to V_{DD} to enable parallel programming mode where \overline{CS} , SCK, SDI and SDO become parallel logic inputs that control a reduced set of the A/D operating modes. PAR/SER should be connected directly to ground or the V_{DD} of the part and not be driven by a logic signal.

V_{RFF} (B6): Reference Voltage Output. V_{RFF} is internally bypassed to ground with a 2.2μF ceramic capacitor, nominally 1.25V.

SENSE (C5): Reference Programming Pin. Connecting SENSE to V_{DD} selects the internal reference and a \pm 1V input range. Connecting SENSE to ground selects the internal reference and a $\pm 0.5V$ input range. An external reference between 0.625V and 1.3V applied to SENSE selects an input range of $\pm 0.8 \cdot V_{\text{SENSE}}$. SENSE is internally bypassed to ground with a 0.1µF ceramic capacitor.

PIN FUNCTIONS

LVDS Outputs

All pins in this section are differential LVDS outputs. The output current level is programmable. There is an optional internal 100Ω termination resistor between the pins of each LVDS output pair.

OUT1A–/OUT1A+, OUT1B–/OUT1B+ (E7/E8, C8/D8): Serial Data Outputs for Channel 1. In 1-lane output mode only OUT1A–/OUT1A+ are used.

OUT2A–/OUT2A+, OUT2B–/OUT2B+ (C9/C10, F7/F8): Serial Data Outputs for Channel 2. In 1-lane output mode only OUT2A⁻/OUT2A⁺ are used.

OUT3A–/OUT3A+, OUT3B–/OUT3B+ (J8/J7, K8/K7): Serial Data Outputs for Channel 3. In 1-lane output mode only OUT3A–/OUT3A+ are used.

OUT4A–/OUT4A+, OUT4B–/OUT4B+ (L8/M8, M10/M9): Serial Data Outputs for Channel 4. In 1-lane output mode only OUT4A–/OUT4A+ are used.

FR–/FR+ (H7/H8): Frame Start Outputs.

DCO–/DCO+ (G8/G7): Data Clock Outputs.

PIN CONFIGURATION TABLE

Top View of BGA Package (Looking Through Component).

Figure 1. Functional Block Diagram

CONVERTER OPERATION

The LTM2173-14 is a low power, 4-channel, 14-bit, 80Msps A/D converter that is powered by a single 1.8V supply. The analog inputs should be driven differentially. The encode input can be driven differentially for optimal jitter performance, or single-ended for lower power consumption. The digital outputs are serial LVDS to minimize the number of data lines. Each channel outputs two bits at a time (2-lane mode). At lower sampling rates there is a one bit per channel option (1-lane mode). Many additional features can be chosen by programming the mode control registers through a serial SPI port.

ANALOG INPUT

The analog inputs are differential CMOS sample-and-hold circuits ([Figure 2](#page-15-0)). The inputs should be driven differentially around a common mode voltage set by the appropriate V_{CM} output pins, which are nominally V_{DD}/2. For the 2V input range, the inputs should swing from $V_{CM} - 0.5V$ to V_{CM} + 0.5V. There should be 180 $^{\circ}$ phase difference between the inputs.

The eight channels are simultaneously sampled by a shared encode circuit ([Figure 2](#page-15-0)).

Input Filtering

If possible, there should be an RC low pass filter right at the analog inputs. This lowpass filter isolates the drive circuitry from the A/D sample-and-hold switching, and also limits wideband noise from the drive circuitry. [Figure 3](#page-15-1) shows an example of an input RC filter. The RC component values should be chosen based on the application's input frequency.

Transformer Coupled Circuits

[Figure 3](#page-15-1) shows the analog input being driven by an RF transformer with a center-tapped secondary. The center tap is biased with V_{CM} , setting the A/D input at its optimal DC level. At higher input frequencies a transmission line balun transformer (Figures 4 to 6) has better balance, resulting in lower A/D distortion.

Figure 3. Analog Input Circuit Using a Transformer. Recommended for Input Frequencies from 5MHz to 70MHz

Figure 2. Equivalent Input Circuit. Only One of the Eight Analog Channels Is Shown

Amplifier Circuits

[Figure 7](#page-16-1) shows the analog input being driven by a high speed differential amplifier. The output of the amplifier is AC-coupled to the A/D so the amplifier's output common mode voltage can be optimally set to minimize distortion. At very high frequencies an RF gain block will often have lower distortion than a differential amplifier. If the gain block is single-ended, then a transformer circuit (Figures 4 to 6) should convert the signal to differential before driving the A/D.

T1: MA/COM MABA-007159-000000 T2: MA/COM MABAES0060 RESISTORS, CAPACITORS ARE 0402 PACKAGE SIZE

T1: MA/COM MABA-007159-000000 T2: COILCRAFT WBC1-1LB RESISTORS, CAPACITORS ARE 0402 PACKAGE SIZE

Figure 5. Recommended Front End Circuit for Input Frequencies from 170MHz to 300MHz

T1: MA/COM ETC1-1-13 RESISTORS, CAPACITORS ARE 0402 PACKAGE SIZE

Figure 6. Recommended Front End Circuit for Input Frequencies Above 300MHz

Reference

The LTM2173-14 has an internal 1.25V voltage reference. For a 2V input range using the internal reference, connect SENSE to V_{DD} . For a 1V input range using the internal reference, connect SENSE to ground. For a 2V input range with an external reference, apply a 1.25V reference voltage to SENSE [\(Figure 9\)](#page-17-0).

The input range can be adjusted by applying a voltage to SENSE that is between 0.625V and 1.30V. The input range will then be $1.6 \cdot V_{\text{SENSE}}$. The reference is shared by all four ADC channels, so it is not possible to independently adjust the input range of individual channels.

The V_{REF} and SENSE pins are internally bypassed, as shown in [Figure 8](#page-17-1).

Figure 8. Reference Circuit

Figure 9. Using an External 1.25V Reference

Encode Input

The signal quality of the encode inputs strongly affects the A/D noise performance. The encode inputs should be treated as analog signals—do not route them next to digital traces on the circuit board. There are two modes of operation for the encode inputs: the differential encode mode ([Figure 10](#page-18-0)), and the single-ended encode mode ([Figure 11\)](#page-18-1).

The differential encode mode is recommended for sinusoidal, PECL, or LVDS encode inputs (Figures 12 and 13).

The encode inputs are internally biased to 1.2V through 10k equivalent resistance. The encode inputs can be taken above V_{DD} (up to 3.6V), and the common mode range is from 1.1V to 1.6V. In the differential encode mode, ENC– should stay at least 200mV above ground to avoid falsely triggering the single-ended encode mode. For good jitter performance ENC+ should have fast rise and fall times.

The single-ended encode mode should be used with CMOS encode inputs. To select this mode, ENC– is connected to ground and ENC+ is driven with a square wave

Figure 10. Equivalent Encode Input Circuit for Differential Encode Mode

Figure 11. Equivalent Encode Input Circuit for Single-Ended Encode Mode

Figure 12. Sinusoidal Encode Drive Figure 13. PECL or LVDS Encode Drive

encode input. ENC⁺ can be taken above V_{DD} (up to 3.6V) so 1.8V to 3.3V CMOS logic levels can be used. The ENC⁺ threshold is 0.9V. For good jitter performance ENC⁺ should have fast rise and fall times.

Clock PLL and Duty Cycle Stabilizer

The encode clock is multiplied by an internal phase-locked loop (PLL) to generate the serial digital output data. If the encode signal changes frequency or is turned off, the PLL requires 25µs to lock onto the input clock.

A clock duty cycle stabilizer circuit allows the duty cycle of the applied encode signal to vary from 30% to 70%. In the serial programming mode it is possible to disable the duty cycle stabilizer, but this is not recommended. In the parallel programming mode the duty cycle stabilizer is always enabled.

DIGITAL OUTPUTS

The digital outputs of the LTM2173-14 are serialized LVDS signals. Each channel outputs two bits at a time (2-lane mode). At lower sampling rates there is a one bit per channel option (1-lane mode). The data can be serialized with 16, 14, or 12-bit serialization (see the [Timing Diagrams](#page-6-0) section for details). Note that with 12-bit serialization the two LSBs are not available.

The output data should be latched on the rising and falling edges of the data clock out (DCO). A data frame output (FR) can be used to determine when the data from a new conversion result begins. In the 2-lane, 14-bit serialization mode, the frequency of the FR output is halved.

The maximum serial data rate for the data outputs is 1Gbps, so the maximum sample rate of the ADC will depend on the serialization mode as well as the speed grade of the ADC (see [Table 1](#page-19-0)). The minimum sample rate for all serialization modes is 5Msps.

By default the outputs are standard LVDS levels: 3.5mA output current and a 1.25V output common mode voltage. An external 100Ω differential termination resistor is required for each LVDS output pair. The termination resistors should be located as close as possible to the LVDS receiver.

The outputs are powered by $O(V_{DD})$ which is independent from the A/D core power.

SERIALIZATION MODE		MAXIMUM SAMPLING FREQUENCY, f _S (MHz)	DCO FREQUENCY	FR FREQUENCY	SERIAL DATA RATE
2-Lane	16-Bit Serialization	80	$4 \cdot f_S$		$8 \cdot f_S$
2-Lane	14-Bit Serialization	80	$3.5 \cdot f_S$	$0.5 \cdot f_S$	$7 \cdot f_S$
2-Lane	12-Bit Serialization	80	$3 \cdot f_S$		$6 \cdot f_S$
1-Lane	16-Bit Serialization	62.5	$8 \cdot f_S$		$16 \cdot f_S$
1-Lane	14-Bit Serialization	71.4	7 • f $_{\rm S}$		$14 \cdot f_S$
1-Lane	12-Bit Serialization	80	$6 \cdot t_S$		12 \cdot f _S

Table 1. Maximum Sampling Frequency for All Serialization Modes.

Programmable LVDS Output Current

The default output driver current is 3.5mA. This current can be adjusted by control register A2 in the serial programming mode. Available current levels are 1.75mA, 2.1mA, 2.5mA, 3mA, 3.5mA, 4mA and 4.5mA. In the parallel programming mode, the SCK pin can select either 3.5mA or 1.75mA.

Optional LVDS Driver Internal Termination

In most cases, using just an external 100 Ω termination resistor will give excellent LVDS signal integrity. In addition, an optional internal 100Ω termination resistor can be enabled by serially programming mode control register A2. The internal termination helps absorb any reflections caused by imperfect termination at the receiver. When the internal termination is enabled, the output driver current is doubled to maintain the same output voltage swing. In the parallel programming mode the SDO pin enables internal termination. Internal termination should only be used with 1.75mA, 2.1mA or 2.5mA LVDS output current modes.

DATA FORMAT

[Table 2](#page-20-0) shows the relationship between the analog input voltage and the digital data output bits. By default the output data format is offset binary. The 2's complement format can be selected by serially programming mode control register A1.

Table 2. Output Codes vs Input Voltage

Digital Output Randomizer

Interference from the A/D digital outputs is sometimes unavoidable. Digital interference may be from capacitive or inductive coupling or coupling through the ground plane. Even a tiny coupling factor can cause unwanted tones in the ADC output spectrum. By randomizing the digital output before it is transmitted off chip, these unwanted tones can be randomized which reduces the unwanted tone amplitude.

The digital output is randomized by applying an exclusive-OR logic operation between the LSB and all other data output bits. To decode, the reverse operation is applied —an exclusive-OR operation is applied between the LSB and all other bits. The FR and DCO outputs are not affected. The output randomizer is enabled by serially programming mode control register A1.

Digital Output Test Pattern

To allow in-circuit testing of the digital interface to the A/D, there is a test mode that forces the A/D data outputs (D13-D0) of all channels to known values. The digital output test patterns are enabled by serially programming mode control registers A3 and A4. When enabled, the test patterns override all other formatting modes: 2's complement and randomizer.

Output Disable

The digital outputs may be disabled by serially programming mode control register A2. The current drive for all digital outputs including DCO and FR are disabled to save power or enable in-circuit testing. When disabled the common mode of each output pair becomes high impedance, but the differential impedance may remain low.

Sleep and Nap Modes

The A/D may be placed in sleep or nap modes to conserve power. In sleep mode the entire device is powered down, resulting in 2mW power consumption. Sleep mode is enabled by mode control register A1 (serial programming mode), or by SDI (parallel programming mode). The time required to recover from sleep mode is about 2ms.

In nap mode any combination of A/D channels can be powered down while the internal reference circuits and the PLL stay active, allowing faster wake-up than from sleep mode. Recovering from nap mode requires at least 100 clock cycles. If the application demands very accurate DC settling then an additional 50µs should be allowed so the on-chip references can settle from the slight temperature shift caused by the change in supply current as the A/D leaves nap mode. Nap mode is enabled by mode control register A1 in the serial programming mode.

DEVICE PROGRAMMING MODES

The operating modes of the LTM2173-14 can be programmed by either a parallel interface or a simple serial interface. The serial interface has more flexibility and can program all available modes. The parallel interface is more limited and can only program some of the more commonly used modes.

Parallel Programming Mode

To use the parallel programming mode, PAR/SER should be tied to V_{DD} . The \overline{CS} , SCK, SDI and SDO pins are binary logic inputs that set certain operating modes. These pins can be tied to V_{DD} or ground, or driven by 1.8V, 2.5V, or 3.3V CMOS logic. When used as an input, SDO should be driven through a 1k series resistor. [Table 3](#page-21-0) shows the modes set by $\overline{\text{CS}}$, SCK, SDI and SDO.

Table 3. Parallel Programming Mode Control Bits $(PAR/\overline{SFR} = V_{DD})$

Serial Programming Mode

To use the serial programming mode, PAR/SER should be tied to ground. The \overline{CS} , SCK, SDI and SDO pins become a serial interface that program the A/D mode control registers. Data is written to a register with a 16-bit serial word. Data can also be read back from a register to verify its contents.

Serial data transfer starts when \overline{CS} is taken low. The data on the SDI pin is latched at the first 16 rising edges of SCK. Any SCK rising edges after the first 16 are ignored. The data transfer ends when $\overline{\text{CS}}$ is taken high again.

The first bit of the 16-bit input word is the R/ \overline{W} bit. The next seven bits are the address of the register (A6:A0). The final eight bits are the register data (D7:D0).

If the R/\overline{W} bit is low, the serial data (D7:D0) will be written to the register set by the address bits (A6:A0). If the R/\overline{W} bit is high, data in the register set by the address bits (A6:A0) will be read back on the SDO pin (see the [Timing Diagrams](#page-6-0) section). During a read back command the register is not updated and data on SDI is ignored.

The SDO pin is an open-drain output that pulls to ground with a 200 Ω impedance. If register data is read back through SDO, an external 2k pull-up resistor is required. If serial data is only written and read back is not needed, then SDO can be left floating and no pull-up resistor is needed. [Table 4](#page-22-0) shows a map of the mode control registers.

Table 4. Serial Programming Mode Register Map (PAR/SER = GND) REGISTER A0: RESET REGISTER (ADDRESS 00h)

REGISTER A1: FORMAT AND POWER-DOWN REGISTER (ADDRESS 01h)

REGISTER A2: OUTPUT MODE REGISTER (ADDRESS 02h)

REGISTER A3: TEST PATTERN MSB REGISTER (ADDRESS 03h)

REGISTER A4: TEST PATTERN LSB REGISTER (ADDRESS 04h)

TP7:TP0 Set the Test Pattern for Data Bit 7 Through Data Bit 0 (LSB).

Software Reset

If serial programming is used, the mode control registers should be programmed as soon as possible after the power supplies turn on and are stable. The first serial command must be a software reset which will reset all register data bits to logic 0. To perform a software reset, bit D7 in the reset register is written with a logic 1. After the reset SPI write command is complete, bit D7 is automatically set back to zero.

GROUNDING AND BYPASSING

The LTM2173-14 requires a printed circuit board with a clean unbroken ground plane. A multilayer board with an internal ground plane in the first layer beneath the ADC is recommended. Layout for the printed circuit board should ensure that digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital track alongside an analog signal track or underneath the ADC.

Bypass capacitors are integrated inside the package; additional capacitance is optional.

The analog inputs, encode signals, and digital outputs should not be routed next to each other. Ground fill and grounded vias should be used as barriers to isolate these signals from each other.

The pin assignments of the LTM2173-14 allow a flow-through layout that makes it possible to use

multiple parts in a small area when a large number of ADC channels are required. The LTM2173 module has similar layout rules to other BGA packages. The layout can be implemented with 6mil blind vias and 5mil traces. The pinout has been designed to minimize the space required to route the analog and digital traces. The analog and digital traces can essentially be routed within the width of the package. This allows multiple packages to be located close together for high channel count applications. Trace lengths for the analog inputs and digital outputs should be matched as well as possible.

[Table 5](#page-24-0) lists the trace lengths for the analog inputs and digital outputs inside the package from the die pad to the package pad. These should be added to the PCB trace lengths for best matching.

The material used for the substrate is BT (bismaleimidetriazine), supplied by Mitsubishi Gas and Chemical. In the DC to 125MHz range, the speed for the analog input signals is 198ps/in or 7.795ps/mm. The speed for the digital outputs is 188.5ps/in or 7.417ps/mm.

HEAT TRANSFER

Most of the heat generated by the LTM2173-14 is transferred from the die through the bottom of the package onto the printed circuit board. The ground pins should be connected to the internal ground planes by multiple vias.

PACKAGE DESCRIPTION

REVISION HISTORY

TYPICAL APPLICATION

Single-Ended to Differential Conversion Using LTC6409 and 50MHz Lowpass Filter (Only One Channel Shown).

RELATED PARTS

