

LTC2622

Dual 12-Bit Rail-to-Rail DACs in 8-Lead MSOP

FEATURES

- **Smallest Pin-Compatible Dual DACs:**
	- **LTC2602: 16-Bits**
	- **LTC2612: 14-Bits**
	- **LTC2622: 12-Bits**
- **Guaranteed 16-Bit Monotonic Over Temperature**
- Wide 2.5V to 5.5V Supply Range
- Low Power Operation: 300uA per DAC at 3V
- Individual Channel Power-Down to 1µA, Max
- Ultralow Crosstalk between DACs (30uV)
- High Rail-to-Rail Output Drive (±15mA)
- Double-Buffered Data Latches
- Pin-Compatible 10-Bit Version (LTC1661)
- Tiny 8-Lead MSOP Package

APPLICATIONS

- Mobile Communications
- Process Control and Industrial Automation
- Instrumentation
- Automatic Test Equipment

BLOCK DIAGRAM

DESCRIPTION

The LTC® 2602/LTC2612/LTC2622 are dual 16-,14- and 12-bit, 2.5V-to-5.5V rail-to-rail voltage-output DACs, in a tiny 8-lead MSOP package. They have built-in high performance output buffers and are guaranteed monotonic.

These parts establish advanced performance standards for output drive, crosstalk and load regulation in singlesupply, voltage output multiples.

The parts use a simple SPI/MICROWIRE™ compatible 3-wire serial interface which can be operated at clock rates up to 50MHz.

The LTC2602/LTC2612/LTC2622 incorporate a poweron reset circuit. During power-up, the voltage outputs rise less than 10mV above zero scale, and after powerup, they stay at zero scale until a valid write and update take place.

 $\overline{\mathcal{I}\mathcal{I}}$, LTC and LT are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

V_{OUT A} CS/LD REF SCK 2 V_{OUTB} GND $\boxed{7}$ 6 Vcc SDI 2602 BD01 8 $\overline{\text{CS}}$ /LD $\overline{1}$ 4 3 5 7 6 16-BIT DAC A 16-BIT DAC B CONTROL DECODE LOGIC 24-BIT SHIFT REGISTER REGISTER REGISTER REGISTER REGISTER **LTC2602**

Differential Nonlinearity (DNL)(LTC2602)

1

ABSOLUTE MAXIMUM RATINGS

PACKAGE/ORDER INFORMATION

Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL C C HARA TERISTICS The ● **denotes specifications which apply over the full operating** temperature range, otherwise specifications are at T_A = 25°C. V_{CC} = 2.5V to 5.5V, V_{REF} ≤ V_{CC}, V_{OUT} unloaded, unless otherwise noted.

ELECTRICAL C C HARA TERISTICS The ● **denotes specifications which apply over the full operating**

temperature range, otherwise specifications are at T_A = 25°C. V_{CC} = 2.5V to 5.5V, V_{REF} ≤ V_{CC}, V_{OUT} unloaded, unless otherwise noted.

TIMING CHARACTERISTICS The \bullet denotes specifications which apply over the full operating temperature

range, otherwise specifications are at $T_A = 25^\circ \text{C}$. (See Figure 1) (Note 6)

Note 1: Absolute maximum ratings are those values beyond which the life of a device may be impaired.

Note 2: Linearity and monotonicity are defined from code k_1 to code $2^N - 1$, where N is the resolution and k_L is given by k_L = 0.016($2^N/V_{REF}$), rounded to the nearest whole code. For $V_{REF} = 4.096V$ and $N = 16$, $k_L =$ 256 and linearity is defined from code 256 to code 65,535.

Note 3: Digital inputs at 0V or V_{CC} .

Note 4: DC crosstalk is measured with $V_{CC} = 5V$ and $V_{REF} = 4.096V$, with the measured DAC at midscale, unless otherwise noted.

Note 5: $R_L = 2k\Omega$ to GND or V_{CC} at the output of the DAC not being tested. **Note 6:** Guaranteed by design and not production tested.

Note 7: Inferred from measurement at code 256 (LTC2602), code 64 (LTC2612) or code 16 (LTC2622), and at fullscale.

Note 8: V_{CC} = 5V, V_{RFF} = 4.096V. DAC is stepped 1/4 scale to 3/4 scale and 3/4 scate to 1/4 scale. Load is 2k in parallel with 200pF to GND.

Note 9: V_{CC} = 5V, V_{RFF} = 4.096V. DAC is stepped \pm LBS between half scale and half scale –1. Load is 2k in parallel with 200pF to GND.

TYPICAL PERFORMANCE CHARACTERISTICS

(LTC2602)

Integral Nonlinearity (INL) Differential Nonlinearity (DNL) INL vs Temperature 1.0 $V_{\text{CC}} = 5V$ 0.8 $V_{\text{RFF}} = 4.096V$ 0.6 0.4 DNL (LSB) 0.2 رحام والتعلق عمراء ومعتادها فالفع أنقله وأناف وأقلع وأفاقه والمتعارض والمتعارض والمتألف والمراقب 0 –0.2 –0.4 –0.6 –0.8 –1.0 0 16384 32768 49152 65535 **CODE** 2602 G21

(LTC2602)

(LTC2622)

(LTC2602/LTC2612/LTC2622)

 I_{OUT} (mA) –35 –25 –15 –5 5 15 25 35 ∆VOUT (mV) 2602 G02 1.0 0.8 0.6 0.4 0.2 0 –0.2 –0.4 –0.6 –0.8 -1.0 L
 -35 $V_{REF} = V_{CC} = 5V$ CODE = MIDSCALE $V_{REF} = V_{CC} = 3V$

(LTC2602/LTC2612/LTC2622)

Headroom at Rails vs Output Current

Supply Current vs Logic Voltage Exiting Power-Down to Midscale Multiplying Frequency Response

7

(LTC2602/LTC2612/LTC2622)

PIN FUNCTIONS

CS/LD (Pin 1): Serial Interface Chip Select/Load Input. When $\overline{\text{CS}}$ /LD is low, SCK is enabled for shifting data on SDI into the register. When $\overline{\text{CS}}$ /LD is taken high, SCK is disabled and the specified command (see Table 1) is executed.

SCK (Pin 2): Serial Interface Clock Input. CMOS and TTL compatible.

SDI (Pin 3): Serial Interface Data Input. Data is applied to SDI for transfer to the device at the rising edge of SCK. The LTC2602/LTC2612/LTC2622 accept input word lengths of either 24 or 32 bits.

REF (Pin 4): Reference Voltage Input. $0V \leq V_{\text{RFF}} \leq V_{\text{CC}}$.

VOUT B and VOUT A (Pins 5 and 8): DAC Analog Voltage Outputs. The output range is $0 - V_{\mathsf{REF}}$.

V_{CC} (Pin 6): Supply Voltage Input. $2.5V \leq V_{CC} \leq 5.5V$.

GND (Pin 7): Analog Ground.

BLOCK DIAGRAM

TIMING DIAGRAM

Power-On Reset

The LTC2602/LTC2612/LTC2622 clear the outputs to zero scale when power is first applied, making system initialization consistent and repeatable.

For some applications, downstream circuits are active during DAC power-up, and may be sensitive to nonzero outputs from the DAC during this time. The LTC2602/ LTC2612/LTC2622 contain circuitry to reduce the poweron glitch; furthermore, the glitch amplitude can be made smaller by reducing the ramp rate of the power supply. For example, if the power supply is ramped to 5V in 1ms, the analog outputs rise less than 10mV above ground (typ) during power-on. See Power-On Reset Glitch in the Typical Performance Characteristics section.

Power Supply Sequencing

The voltage at REF (Pin 4) should be kept within the range $-0.3V \leq V_{\text{RFF}} \leq V_{\text{CC}} + 0.3V$ (see Absolute Maximum Ratings). Particular care should be taken to observe these limits during power supply turn-on and turn-off sequences, when the voltage at V_{CC} (Pin 6) is in transition.

Transfer Function

The digital-to-analog transfer function is

$$
V_{OUT(IDEAL)} = \left(\frac{k}{2^N}\right) V_{REF}
$$

where k is the decimal equivalent of the binary DAC input code, N is the resolution and V_{REF} is the voltage at REF (Pin 4).

Table 1.

*Command and address codes not shown are reserved and should not be used.

The CS/LD input is level triggered. When this input is taken low, it acts as a chip-select signal, activating the SDI and SCK buffers and enabling the input shift register. Data (SDI input) is transferred at the next 24 rising SCK edges. The 4-bit command, C3-C0, is loaded first; then the 4-bit DAC address, A3-A0; and finally the 16-bit data word. The data word comprises the 16-, 14- or 12-bit input code, ordered MSB-to-LSB, followed by 0, 2 or 4 don't-care bits (LTC2602, LTC2612 and LTC2622 respectively). Data can only be transferred to the device when the CS/LD signal is low. The rising edge of \overline{CS}/LD ends the data transfer and causes the device to carry out the action specified in the 24-bit input word. The complete sequence is shown in Figure 2a.

The command (C3-C0) and address (A3-A0) assignments are shown in Table 1. The first four commands in the table consist of write and update operations. A write operation loads a 16-bit data word from the 32-bit shift register into the input register of the selected DAC, n. An update operation copies the data word from the input register to the DAC register. Once copied into the DAC register, the data word becomes the active 16-, 14- or 12-bit input code, and is converted to an analog voltage at the DAC output. The update operation also powers up the selected DAC if it had been in power-down mode. The data path and registers are shown in the block diagram.

While the minimum input word is 24 bits, it may optionally be extended to 32 bits to accommodate microprocessors which have a minimum word width of 16 bits (2 bytes). To use the 32-bit word width, 8 don't-care bits are transferred to the device first, followed by the 24-bit word as just described. Figure 2b shows the 32-bit sequence.

Power-Down Mode

For power-constrained applications, power-down mode can be used to reduce the supply current whenever less than two outputs are needed. When in power-down, the buffer amplifiers, bias circuits and reference inputs are disabled, and draw essentially zero current. The DAC outputs are put into a high-impedance state, and the

output pins are passively pulled to ground through individual 90kΩ resistors. Input- and DAC-register contents are not disturbed during power-down.

Either channel or both channels can be put into powerdown mode by using command 0100_b in combination with the appropriate DAC address, (n). The 16-bit data word is ignored. The supply and reference currents are reduced by approximately 50% for each DAC powered down; the effective resistance at REF (pin 4) rises accordingly, becoming a high-impedance input (typically > $1G\Omega$) when both DACs are powered down.

Normal operation can be resumed by executing any command which includes a DAC update, as shown in Table 1. The selected DAC is powered up as its voltage output is updated. When a DAC which is in a powered-down state is powered up and updated, normal settling is delayed. If one of the two DACs is in a powered-down state prior to the update command, the power-up delay is 5µs. If, on the other hand, both DACs are powered down, then the main bias generation circuit block has been automatically shut down in addition to the individual DAC amplifiers and reference inputs. In this case, the power up delay time is 12 μ s (for V_{CC} = 5V) or 30 μ s (for V_{CC} = 3V).

Voltage Outputs

Each of the two rail-to-rail amplifiers contained in these parts has guaranteed load regulation when sourcing or sinking up to 15mA at 5V (7.5mA at 3V).

Load regulation is a measure of the amplifier's ability to maintain the rated voltage accuracy over a wide range of load conditions. The measured change in output voltage per milliampere of forced load current change is expressed in LSB/mA.

DC output impedance is equivalent to load regulation, and may be derived from it by simply calculating a change in units from LSB/mA to Ohms. The amplifiers' DC output impedance is 0.050Ω when driving a load well away from the rails.

When drawing a load current from either rail, the output voltage headroom with respect to that rail is limited by the 25Ω typical channel resistance of the output devices; e.g., when sinking 1mA, the minimum output voltage = $25\Omega \bullet$ 1mA = 25mV. See the graph Headroom at Rails vs Output Current in the Typical Performance Characteristics section.

The amplifiers are stable driving capacitive loads of up to 1000pF.

Board Layout

The excellent load regulation and DC crosstalk performance of these devices is achieved in part by keeping "signal" and "power" grounds separated internally and by reducing shared internal resistance.

The GND pin functions both as the node to which the reference and output voltages are referred and as a return path for power currents in the device. Because of this, careful thought should be given to the grounding scheme and board layout in order to ensure rated performance.

The PC board should have separate areas for the analog and digital sections of the circuit. This keeps digital signals away from sensitive analog signals and facilitates the use of separate digital and analog ground planes which have minimal capacitive and resistive interaction with each other.

Digital and analog ground planes should be joined at only one point, establishing a system star ground as close to the device's ground pin as possible. Ideally, the analog ground plane should be located on the component side of the board, and should be allowed to run under the part to shield it from noise. Analog ground should be a continuous and uninterrupted plane, except for necessary lead pads and vias, with signal traces on another layer.

The GND pin of the part should be connected to analog ground. Resistance from the GND pin to system star ground should be as low as possible. Resistance here will add directly to the effective DC output impedance of the device (typically 0.050 $Ω$), and will degrade DC crosstalk. Note that the LTC2602/LTC2612/LTC2622 are no more susceptible to these effects than other parts of their type; on the contrary, they allow layout-based performance improvements to shine rather than limiting attainable performance with excessive internal resistance.

Rail-to-Rail Output Considerations

In any rail-to-rail voltage output device, the output is limited to voltages within the supply range.

Since the analog outputs of the device cannot go below ground, they may limit for the lowest codes as shown in Figure 3b. Similarly, limiting can occur near full scale when the REF pin is tied to V_{CC} . If $V_{REF} = V_{CC}$ and the DAC full-scale error (FSE) is positive, the output for the highest codes limits at V_{CC} as shown in Figure 3c. No full-scale limiting can occur if V_{RFF} is less than V_{CC} – FSE.

Offset and linearity are defined and tested over the region of the DAC transfer function where no output limiting can occur.

STARTED LINEAR

13

Figure 3. Effects of Rail-to-Rail Operation On a DAC Transfer Curve. (a) Overall Transfer Function (b) Effect of Negative Offset for Codes Near Zero Scale (c) Effect of Positive Full-Scale Error for Codes Near Full Scale

U PACKAGE DESCRIPTIO

MS8 Package 8-Lead Plastic MSOP (Reference LTC DWG # 05-08-1660)

MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE

- 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX

RELATED PARTS

