

# 16-Bit $\Delta\Sigma$ ADC with Easy Drive Input Current Cancellation and I<sup>2</sup>C Interface

### **FEATURES**

- Easy Drive<sup>™</sup> Technology Enables Rail-to-Rail Inputs with Zero Differential Input Current
- Directly Digitizes High Impedance Sensors with Full Accuracy
- Programmable Gain from 1 to 256
- GND to V<sub>CC</sub> Input/Reference Common Mode Range
- 2-Wire I<sup>2</sup>C Interface
- Programmable 50Hz, 60Hz or Simultaneous 50Hz/60Hz Rejection Mode
- 2ppm (0.25LSB) INL, No Missing Codes
- 1ppm Offset and 15ppm Full-Scale Error
- Selectable 2x Speed Mode
- No Latency: Digital Filter Settles in a Single Cycle
- Single Supply 2.7V to 5.5V Operation
- Internal Oscillator
- Six Addresses Available and One Global Address for Synchronization
- Available in a Tiny (3mm × 3mm) 10-Lead DFN Package

### **APPLICATIONS**

- Direct Sensor Digitizer
- Weight Scales
- Direct Temperature Measurement
- Strain Gauge Transducers
- Instrumentation
- Industrial Process Control
- DVMs and Meters

### DESCRIPTION


The LTC®2481 combines a 16-bit plus sign No Latency  $\Delta \Sigma^{\text{TM}}$  analog-to-digital converter with patented Easy Drive technology and I²C digital interface. The patented sampling scheme eliminates dynamic input current errors and the shortcomings of on-chip buffering through automatic cancellation of differential input current. This allows large external source impedances and input signals, with rail-to-rail input range to be directly digitized while maintaining exceptional DC accuracy.

The LTC2481 includes on-chip programmable gain and an oscillator. The LTC2481 can be configured through an  $I^2C$  interface to provide a programmable gain from 1 to 256 in 8 steps, to digitize an external signal or internal temperature sensor, reject line frequencies (50Hz, 60Hz or simultaneous 50Hz/60Hz) as well as a 2x speed-up mode.


The LTC2481 allows a wide common mode input range (0V to  $V_{CC}$ ) independent of the reference voltage. The reference can be as low as 100mV or can be tied directly to  $V_{CC}$ . The LTC2481 includes an on-chip trimmed oscillator eliminating the need for external crystals or oscillators. Absolute accuracy and low drift are automatically maintained through continuous, transparent, offset and full-scale calibration.

 $\mathcal{T}$ , LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and No Latency  $\Delta\Sigma$  and Easy Drive are trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Patents Pending.

### TYPICAL APPLICATION



### +FS Error vs R<sub>SOURCE</sub> at IN<sup>+</sup> and IN<sup>-</sup>






### **ABSOLUTE MAXIMUM RATINGS**

### (Notes 1, 2)

Supply Voltage (V <sub>CC</sub> ) to GND0.3V to 6V
Analog Input Voltage to GND0.3V to (V <sub>CC</sub> + 0.3V)
Reference Input Voltage to GND $-0.3V$ to $(V_{CC} + 0.3V)$
Digital Input Voltage to GND $-0.3V$ to $(V_{CC} + 0.3V)$
Digital Output Voltage to GND0.3V to (V <sub>CC</sub> + 0.3V)
Operating Temperature Range
LTC2481C 0°C to 70°C
LTC2481I40°C to 85°C
LTC2481H40°C to 125°C
Storage Temperature Range65°C to 125°C

### PIN CONFIGURATION



### ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC2481CDD#PBF	LTC2481CDD#TRPBF	LBPV	10-Lead (3mm × 3mm) Plastic DFN	0°C to 70°C
LTC2481IDD#PBF	LTC2481IDD#TRPBF	LBPV	10-Lead (3mm × 3mm) Plastic DFN	-40°C to 85°C
LTC2481HDD#PBF	LTC2481HDD#TRPBF	LBPV	10-Lead (3mm × 3mm) Plastic DFN	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

# **ELECTRICAL CHARACTERISTICS (NORMAL SPEED)** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (Notes 3, 4)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Resolution (No Missing Codes)	$0.1 \le V_{REF} \le V_{CC}$ , $-FS \le V_{IN} \le +FS$ (Note 5)	•	16			Bits
Integral Nonlinearity	$5V \le V_{CC} \le 5.5V$ , $V_{REF} = 5V$ , $V_{IN(CM)} = 2.5V$ (Note 6) $2.7V \le V_{CC} \le 5.5V$ , $V_{REF} = 2.5V$ , $V_{IN(CM)} = 1.25V$ (Note 6)	•		2 1	10	ppm of V <sub>REF</sub>
Offset Error	$2.5V \le V_{REF} \le V_{CC}$ , GND $\le IN^+ = IN^- \le V_{CC}$ (Note 13)	•		0.5	2.5	μV
Offset Error Drift	$2.5V \le V_{REF} \le V_{CC}$ , $GND \le IN^+ = IN^- \le V_{CC}$			10		nV/°C
Positive Full-Scale Error	$2.5V \le V_{REF} \le V_{CC}$ , $IN^+ = 0.75V_{REF}$ , $IN^- = 0.25V_{REF}$ $2.5V \le V_{REF} \le V_{CC}$ , $IN^+ = 0.75V_{REF}$ , $IN^- = 0.25V_{REF}$ (H-Grade)	•			25 40	ppm of V <sub>REF</sub> ppm
Positive Full-Scale Error Drift	$2.5V \le V_{REF} \le V_{CC}$ , $IN^+ = 0.75V_{REF}$ , $IN^- = 0.25V_{REF}$			0.1		ppm of V <sub>REF</sub> /°C
Negative Full-Scale Error	$2.5V \le V_{REF} \le V_{CC}$ , $IN^- = 0.75V_{REF}$ , $IN^+ = 0.25V_{REF}$ $2.5V \le V_{REF} \le V_{CC}$ , $IN^- = 0.75V_{REF}$ , $IN^+ = 0.25V_{REF}$ (H-Grade)	•			25 40	ppm of V <sub>REF</sub>
Negative Full-Scale Error Drift	$2.5V \le V_{REF} \le V_{CC}$ , $IN^- = 0.75V_{REF}$ , $IN^+ = 0.25V_{REF}$			0.1		ppm of V <sub>REF</sub> /°C
Total Unadjusted Error	$\begin{array}{l} 5V \leq V_{CC} \leq 5.5V,  V_{REF} = 2.5V,  V_{IN(CM)} = 1.25V   (\text{Note 6}) \\ 5V \leq V_{CC} \leq 5.5V,  V_{REF} = 5V,  V_{IN(CM)} = 2.5V   (\text{Note 6}) \\ 2.7V \leq V_{CC} \leq 5.5V,  V_{REF} = 2.5V,  V_{IN(CM)} = 1.25V   (\text{Note 6}) \end{array}$			15 15 15		ppm of V <sub>REF</sub> ppm of V <sub>REF</sub> ppm of V <sub>REF</sub>
Output Noise	$5V \le V_{CC} \le 5.5V$ , $V_{REF} = 5V$ , $GND \le IN^- = IN^+ \le V_{CC}$ (Note 12)			0.6		μV <sub>RMS</sub>
Internal PTAT Signal	T <sub>A</sub> = 27°C		390		450	mV
Programmable Gain	See Table 2a	•	1		256	

/ LINEAR

# **ELECTRICAL CHARACTERISTICS (2X SPEED)** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (Notes 3, 4)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Resolution (No Missing Codes)	$0.1 \le V_{REF} \le V_{CC}$ , $-FS \le V_{IN} \le +FS$ (Note 5)	•	16			Bits
Integral Nonlinearity	$5V \le V_{CC} \le 5.5V$ , $V_{REF} = 5V$ , $V_{IN(CM)} = 2.5V$ (Note 6) $2.7V \le V_{CC} \le 5.5V$ , $V_{REF} = 2.5V$ , $V_{IN(CM)} = 1.25V$ (Note 6)	•		2	10	ppm of V <sub>REF</sub>
Offset Error	$2.5V \le V_{REF} \le V_{CC}$ , GND $\le IN^+ = IN^- \le V_{CC}$ (Note 13)	•		0.5	2	mV
Offset Error Drift	$2.5V \le V_{REF} \le V_{CC}$ , $GND \le IN^+ = IN^- \le V_{CC}$			100		nV/°C
Positive Full-Scale Error	$2.5V \le V_{REF} \le V_{CC}$ , $IN^+ = 0.75V_{REF}$ , $IN^- = 0.25V_{REF}$	•			25	ppm of V <sub>REF</sub>
Positive Full-Scale Error Drift	$2.5V \le V_{REF} \le V_{CC}$ , $IN^+ = 0.75V_{REF}$ , $IN^- = 0.25V_{REF}$			0.1		ppm of V <sub>REF</sub> /°C
Negative Full-Scale Error	$2.5V \le V_{REF} \le V_{CC}$ , $IN^- = 0.75V_{REF}$ , $IN^+ = 0.25V_{REF}$	•			25	ppm of V <sub>REF</sub>
Negative Full-Scale Error Drift	$2.5V \le V_{REF} \le V_{CC}$ , $IN^- = 0.75V_{REF}$ , $IN^+ = 0.25V_{REF}$			0.1		ppm of V <sub>REF</sub> /°C
Output Noise	$5V \le V_{CC} \le 5.5V$ , $V_{REF} = 5V$ , $GND \le IN^- = IN^+ \le V_{CC}$			0.84		μV <sub>RMS</sub>
Programmable Gain	See Table 2b	•	1		128	

# **CONVERTER CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (Notes 3, 4)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Input Common Mode Rejection DC	$2.5V \le V_{REF} \le V_{CC}$ , GND $\le IN^- = IN^+ \le V_{CC}$ (Note 5)	•	140			dB
Input Common Mode Rejection 50Hz ± 2%	$2.5V \le V_{REF} \le V_{CC}$ , $GND \le IN^- = IN^+ \le V_{CC}$ (Note 5)	•	140			dB
Input Common Mode Rejection 60Hz ±2%	$2.5V \le V_{REF} \le V_{CC}$ , $GND \le IN^- = IN^+ \le V_{CC}$ (Note 5)	•	140			dB
Input Normal Mode Rejection 50Hz ±2%	$ \begin{array}{l} 2.5V \leq V_{REF} \leq V_{CC}, \ GND \leq IN^- = IN^+ \leq V_{CC} \ (Notes \ 5, \ 7) \\ 2.5V \leq V_{REF} \leq V_{CC}, \ GND \leq IN^- = IN^+ \leq V_{CC} \ (H\text{-}Grade) \end{array} $	• •	110 104	120		dB dB
Input Normal Mode Rejection 60Hz ±2%	$ \begin{array}{c} 2.5V \leq V_{REF} \leq V_{CC}, \ GND \leq IN^- = IN^+ \leq V_{CC} \ (Notes \ 5, \ 8) \\ 2.5V \leq V_{REF} \leq V_{CC}, \ GND \leq IN^- = IN^+ \leq V_{CC} \ (H\text{-}Grade) \end{array} $	•	110 104	120		dB dB
Input Normal Mode Rejection 50Hz/60Hz ±2%	$2.5V \le V_{REF} \le V_{CC}$ , GND $\le IN^- = IN^+ \le V_{CC}$ (Notes 5, 9)	•	87			dB
Reference Common Mode Rejection DC	$2.5V \le V_{REF} \le V_{CC}$ , GND $\le IN^- = IN^+ \le V_{CC}$ (Note 5)	•	120	140		dB
Power Supply Rejection DC	$V_{REF} = 2.5V$ , $IN^- = IN^+ = GND$			120		dB
Power Supply Rejection, 50Hz ±2%	$V_{REF} = 2.5V, IN^- = IN^+ = GND \text{ (Notes 7, 9)}$			120		dB
Power Supply Rejection, 60Hz ±2%	$V_{REF} = 2.5V, IN^{-} = IN^{+} = GND \text{ (Notes 8, 9)}$			120		dB

# **ANALOG INPUT AND REFERENCE** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP MAX	UNITS
IN+	Absolute/Common Mode IN+ Voltage			GND - 0.3V	V <sub>CC</sub> + 0.3V	V
IN-	Absolute/Common Mode IN <sup>-</sup> Voltage			GND - 0.3V	V <sub>CC</sub> + 0.3V	V
FS	Full Scale of the Differential Input (IN+ – IN-)		•	0.5V <sub>REF</sub> /GAIN		V
LSB	Least Significant Bit of the Output Code		•	FS/2 <sup>16</sup>		
$V_{IN}$	Input Differential Voltage Range (IN+ – IN-)		•	–FS	+FS	V
$V_{REF}$	Reference Voltage Range (REF <sup>+</sup> – REF <sup>-</sup> )		•	0.1	V <sub>CC</sub>	V
C <sub>S</sub> (IN <sup>+</sup> )	IN+ Sampling Capacitance				11	pF





# **ANALOG INPUT AND REFERENCE** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25 \, ^{\circ}\text{C}$ . (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
C <sub>S</sub> (IN <sup>-</sup> )	IN <sup>-</sup> Sampling Capacitance				11		pF
C <sub>S</sub> (V <sub>REF</sub> )	V <sub>REF</sub> Sampling Capacitance				11		pF
I <sub>DC_LEAK</sub> (IN+)	IN+ DC Leakage Current	Sleep Mode, IN+ = GND	•	-10	1	10	nA
I <sub>DC_LEAK</sub> (IN <sup>-</sup> )	IN <sup>-</sup> DC Leakage Current	Sleep Mode, IN <sup>-</sup> = GND	•	-10	1	10	nA
I <sub>DC_LEAK</sub> (V <sub>REF</sub> )	REF+, REF- DC Leakage Current	Sleep Mode, V <sub>REF</sub> = V <sub>CC</sub>	•	-100	1	100	nA

# $I^2C$ DIGITAL INPUTS AND DIGITAL OUTPUTS The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25$ °C. (Notes 3, 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
$V_{IH}$	High Level Input Voltage		•	0.7V <sub>CC</sub>			V
V <sub>IL</sub>	Low Level Input Voltage		•			0.3V <sub>CC</sub>	V
V <sub>IL(CA1)</sub>	Low Level Input Voltage for Address Pin		•			0.05V <sub>CC</sub>	V
V <sub>IH(CA0/f0,CA1)</sub>	High Level Input Voltage for Address Pins		•	0.95V <sub>CC</sub>			V
R <sub>INH</sub>	Resistance from CAO/f <sub>0</sub> , CA1 to V <sub>CC</sub> to Set Chip Address Bit to 1		•			10	kΩ
R <sub>INL</sub>	Resistance from CA1 to GND to Set Chip Address Bit to 0		•			10	kΩ
R <sub>INF</sub>	Resistance from CAO/f <sub>0</sub> , CA1 to V <sub>CC</sub> or GND to Set Chip Address Bit to Float		•	2			MΩ
I <sub>I</sub>	Digital Input Current		•	-10		10	μA
V <sub>HYS</sub>	Hysteresis of Schmitt Trigger Inputs	(Note 5)		0.05V <sub>CC</sub>			V
$V_{0L}$	Low Level Output Voltage SDA	I = 3mA	•			0.4	V
t <sub>OF</sub>	Output Fall Time from V <sub>IHMIN</sub> to V <sub>ILMAX</sub>	Bus Load C <sub>B</sub> 10pF to 400pF (Note 14)	•	20+0.1C <sub>B</sub>		250	ns
t <sub>SP</sub>	Input Spike Suppression		•			50	ns
I <sub>IN</sub>	Input Leakage	$0.1V_{CC} \le V_{IN} \le V_{CC}$	•			1	μА
C <sub>I</sub>	Capacitance for Each I/O Pin		•	10			pF
C <sub>B</sub>	Capacitance Load for Each Bus Line		•			400	pF
C <sub>CAX</sub>	External Capacitive Load On-Chip Address Pins (CAO/f <sub>0</sub> ,CA1) for Valid Float		•			10	pF
V <sub>IH(EXT,OSC)</sub>	High Level CAO/f <sub>0</sub> External Oscillator	$2.7V \le V_{CC} < 5.5V$	•	V <sub>CC</sub> - 0.5V			V
V <sub>IL(EXT,OSC)</sub>	Low Level CA0/f <sub>0</sub> External Oscillator	2.7V ≤ V <sub>CC</sub> < 5.5V	•			0.5	V

# **POWER REQUIREMENTS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>CC</sub>	Supply Voltage		•	2.7		5.5	V
I <sub>CC</sub>	Supply Current	Conversion Mode (Note 11) Sleep Mode (Note 11) H-Grade	• • •		160 1	250 2 20	μΑ μΑ μΑ

T LINEAR

# **TIMING CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
f <sub>EOSC</sub>	External Oscillator Frequency Range		•	10		1000	kHz
t <sub>HEO</sub>	External Oscillator High Period		•	0.125		100	μs
t <sub>LEO</sub>	External Oscillator Low Period		•	0.125		100	μs
t <sub>CONV_1</sub>	Conversion Time for 1x Speed Mode	50Hz Mode 50Hz Mode (H-Grade) 60Hz Mode 60Hz Mode (H-Grade) Simultaneous 50Hz/60Hz Mode Simultaneous 50Hz/60Hz Mode (H-Grade) External Oscillator (Note 10)	•	157.2 157.2 131.0 131.0 144.1 144.1	160.3 160.3 133.6 133.6 146.9 146.9 41036/f <sub>EOSC</sub>	163.5 165.1 136.3 137.6 149.9 151.0	ms ms ms ms ms ms
t <sub>CONV_2</sub>	Conversion Time for 2x Speed Mode	50Hz Mode 50Hz Mode (H-Grade) 60Hz Mode 60Hz Mode (H-Grade) Simultaneous 50Hz/60Hz Mode Simultaneous 50Hz/60Hz Mode (H-Grade) External Oscillator (Note 10)	•	78.7 65.6 72.2	80.3 66.9 73.6 20556/f <sub>EOSC</sub>	81.9 82.7 68.2 68.9 75.1 75.6	ms ms ms ms ms ms

# I<sup>2</sup>C TIMING CHARACTERISTICS The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (Notes 3, 15)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
f <sub>SCL</sub>	SCL Clock Frequency		•	0		400	kHz
t <sub>HD(SDA)</sub>	Hold Time (Repeated) START Condition		•	0.6			μs
$t_{LOW}$	LOW Period of the SCL Clock Pin		•	1.3			μs
t <sub>HIGH</sub>	HIGH Period of the SCL Clock Pin		•	0.6			μs
t <sub>SU(STA)</sub>	Set-Up Time for a Repeated START Condition		•	0.6			μs
t <sub>HD(DAT)</sub>	Data Hold Time		•	0		0.9	μs
t <sub>SU(DAT)</sub>	Data Set-Up Time		•	100			ns
t <sub>r</sub>	Rise Time for Both SDA and SCL Signals	(Note 14)	•	20+0.1C <sub>B</sub>		300	ns
t <sub>f</sub>	Fall Time for Both SDA and SCL Signals	(Note 14)	•	20+0.1C <sub>B</sub>		300	ns
t <sub>SU(STO)</sub>	Set-Up Time for STOP Condition		•	0.6			μs

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltage values are with respect to GND.

**Note 3:**  $V_{CC} = 2.7V$  to 5.5V unless otherwise specified.

$$\begin{split} V_{REF} = REF^+ - REF^-, & V_{REFCM} = (REF^+ + REF^-)/2, \, FS = 0.5 V_{REF}/GAIN; \\ V_{IN} = IN^+ - IN^-, & V_{INCM} = (IN^+ + IN^-)/2. \end{split}$$

**Note 4:** Use internal conversion clock or external conversion clock source with f<sub>EOSC</sub> = 307.2kHz unless otherwise specified.

Note 5: Guaranteed by design, not subject to test.

**Note 6:** Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

**Note 7:** 50Hz mode (internal oscillator) or  $f_{EOSC} = 256kHz \pm 2\%$  (external oscillator).

**Note 8:** 60Hz mode (internal oscillator) or  $f_{EOSC} = 307.2$ kHz  $\pm 2\%$  (external oscillator).

**Note 9:** Simultaneous 50Hz/60Hz mode (internal oscillator) or  $f_{EOSC}$  = 280kHz  $\pm 2\%$  (external oscillator).

**Note 10:** The external oscillator is connected to the CAO/ $f_0$  pin. The external oscillator frequency,  $f_{EOSC}$ , is expressed in kHz.

Note 11: The converter uses the internal oscillator.


**Note 12:** The output noise includes the contribution of the internal calibration operations.


Note 13: Guaranteed by design and test correlation.


**Note 14:**  $C_B$  = capacitance of one bus line in pF.


**Note 15:** All values refer to  $V_{IH(MIN)}$  and  $V_{IL(MAX)}$  levels.































### **RMS Noise** vs Input Differential Voltage




### RMS Noise vs V<sub>IN(CM)</sub>




### RMS Noise vs Temperature (T<sub>A</sub>)




### RMS Noise vs V<sub>CC</sub>




### RMS Noise vs V<sub>REF</sub>




### Offset Error vs V<sub>IN(CM)</sub>




### Offset Error vs Temperature




### Offset Error vs V<sub>CC</sub>





### Offset Error vs V<sub>REF</sub>































# Integral Nonlinearity (2x Speed Mode; $V_{CC} = 5V$ , $V_{REF} = 5V$ )




# Integral Nonlinearity (2x Speed Mode; $V_{CC} = 5V$ , $V_{REF} = 2.5V$ )




# Integral Nonlinearity (2x Speed Mode; $V_{CC} = 2.7V$ , $V_{RFF} = 2.5V$ )




### Noise Histogram (2x Speed Mode)




# RMS Noise vs V<sub>REF</sub> (2x Speed Mode)




Offset Error vs V<sub>IN(CM)</sub> (2x Speed Mode)




# Offset Error vs Temperature (2x Speed Mode)




### Offset Error vs V<sub>CC</sub> (2x Speed Mode)









# PSRR vs Frequency at V<sub>CC</sub> (2x Speed Mode)



# PSRR vs Frequency at V<sub>CC</sub> (2x Speed Mode)



# PSRR vs Frequency at V<sub>CC</sub> (2x Speed Mode)



### PIN FUNCTIONS

**REF**<sup>+</sup> (**Pin 1**), **REF**<sup>-</sup> (**Pin 3**): Differential Reference Input. The voltage on these pins can have any value between GND and  $V_{CC}$  as long as the reference positive input, REF<sup>+</sup>, is more positive than the reference negative input, REF<sup>-</sup>, by at least 0.1V.

 $V_{CC}$  (Pin 2): Positive Supply Voltage. Bypass to GND (Pin 8) with a 1µF tantalum capacitor in parallel with 0.1µF ceramic capacitor as close to the part as possible.

IN+ (Pin 4), IN- (Pin 5): Differential Analog Input. The voltage on these pins can have any value between GND -0.3V and  $V_{CC}$  + 0.3V. Within these limits the converter bipolar input range ( $V_{IN} = IN^+ - IN^-$ ) extends from -0.5 •  $V_{REF}$ /GAIN to 0.5 •  $V_{REF}$ /GAIN. Outside this input range the converter produces unique overrange and underrange output codes.

LINEAR TECHNOLOGY

### PIN FUNCTIONS

**SCL** (**Pin 6**): Serial Clock Pin of the I<sup>2</sup>C Interface. The LTC2481 can only act as a slave and the SCL pin only accepts external serial clock. Data is shifted into the SDA pin on the rising edges of the SCL clock and output through the SDA pin on the falling edges of the SCL clock.


**SDA (Pin 7):** Bidirectional Serial Data Line of the  $I^2C$  Interface. In the transmitter mode (Read), the conversion result is output through the SDA pin, while in the receiver mode (Write), the device configuration bits are input through the SDA pin. At data input mode, the pin is high impedance; while at data output mode, it is an open-drain N-channel driver and therefore an external pull-up resistor or current source to  $V_{CC}$  is needed.

**GND (Pin 8):** Ground. Connect this pin to a ground plane through a low impedance connection.

**CA1 (Pin 9):** Chip Address Control Pin. The CA1 pin is configured as a three state (LOW, HIGH, or Floating) address control bit for the device I<sup>2</sup>C address.

**CAO/f<sub>0</sub> (Pin 10):** Chip Address Control Pin/External Clock Input Pin. When no transition is detected on the CAO/f<sub>0</sub> pin, it is a two state (HIGH or Floating) address control bit for the device I<sup>2</sup>C address. When the pin is driven by an external clock signal with a frequency  $f_{EOSC}$  of at least 10kHz, the converter uses this signal as its system clock and the fundamental digital filter rejection null is located at a frequency  $f_{EOSC}/5120$  and sets the Chip Address CAO internally to a HIGH.

### **FUNCTIONAL BLOCK DIAGRAM**





### **CONVERTER OPERATION**

### **Converter Operation Cycle**

The LTC2481 is a low power,  $\Delta\Sigma$  analog-to-digital converter with an I<sup>2</sup>C interface. After power on reset, its operation is made up of three states. The converter operating cycle begins with the conversion, followed by the low power sleep state and ends with the data output/input (see Figure 1).




Figure 1. LTC2481 State Transition Diagram

Initially, the LTC2481 performs a conversion. Once the conversion is complete, the device enters the sleep state. While in this sleep state, power consumption is reduced by two orders of magnitude. The part remains in the sleep state as long as it is not addressed for a read/write operation. The conversion result is held indefinitely in a static shift register while the converter is in the sleep state.

The device will not acknowledge an external request during the conversion state. After a conversion is finished, the device is ready to accept a read/write request. Once the LTC2481 is addressed for a read operation, the device begins outputting the conversion result under control of the serial clock (SCL). There is no latency in the conversion result. The data output is 24 bits long and contains a 16-bit plus sign conversion result plus a readback of the configuration bits corresponds to the conversion just performed. This result is shifted out on the SDA pin under the control of the SCL. Data is updated on the falling edges of SCL allowing the user to reliably latch data on the rising edge of SCL. In write operation, the device accepts one configuration byte and the data is shifted in on the rising edges of the SCL. A new conversion is initiated by a STOP condition following a valid write operation or at the conclusion of a data read operation (read out all 24 bits).

### I<sup>2</sup>C INTERFACE

The LTC2481 communicates through an  $I^2C$  interface. The  $I^2C$  interface is a 2-wire open-drain interface supporting multiple devices and masters on a single bus. The connected devices can only pull the bus wires LOW and can never drive the bus HIGH. The bus wires are externally connected to a positive supply voltage via a current-source or pull-up resistor. When the bus is free, both lines are HIGH. Data on the  $I^2C$ -bus can be transferred at rates of up to 100kbit/s in the Standard-mode and up to 400kbit/s in the Fast-mode. The  $V_{CC}$  power should not be removed from the device when the  $I^2C$  bus is active to avoid loading the  $I^2C$  bus lines through the internal ESD protection diodes.

Each device on the I<sup>2</sup>C bus is recognized by a unique address stored in that device and can operate as either a transmitter or receiver, depending on the function of the device. In addition to transmitters and receivers, devices can also be considered as masters or slaves when performing data transfers. A master is the device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At the same time any device addressed is considered a slave.

LINEAD TECHNOLOGY

The LTC2481 can only be addressed as a slave. Once addressed, it can receive configuration bits or transmit the last conversion result. Therefore the serial clock line SCL is an input only and the data line SDA is bidirectional. The device supports the Standard-mode and the Fast-mode for data transfer speeds up to 400kbit/s. Figure 2 shows the definition of timing for Fast/Standard-mode devices on the  $I^2$ C-bus.

### The START and STOP Conditions

A START condition is generated by transitioning SDA from HIGH to LOW while SCL is HIGH. The bus is considered to be busy after the START condition. When the data transfer is finished, a STOP condition is generated by transitioning SDA from LOW to HIGH while SCL is HIGH. The bus is free again a certain time after the STOP condition. START and STOP conditions are always generated by the master.

When the bus is in use, it stays busy if a repeated START (Sr) is generated instead of a STOP condition. The repeated START (Sr) conditions are functionally identical to the START (S).

### **Data Transferring**

After the START condition, the I<sup>2</sup>C bus is busy and data transfer is set between a master and a slave. Data is transferred over I<sup>2</sup>C in groups of nine bits (one byte) followed by an acknowledge bit, therefore each group takes nine SCL cycles. The transmitter releases the SDA line during the acknowledge clock pulse and the receiver issues an

Acknowledge (ACK) by pulling SDA LOW or leaves SDA HIGH to indicate a Not Acknowledge (NACK) condition. Change of data state can only happen while SCL is LOW.

### Accessing the Special Features of the LTC2481

The LTC2481 combines a high resolution, low noise  $\Delta\Sigma$  analog-to-digital converter with an on-chip selectable temperature sensor, programmable gain, programmable digital filter and output rate control. These special features are selected through a single 8-bit serial input word during the data input/output cycle (see Figure 3).

The LTC2481 powers up in a default mode commonly used for most measurements. The device will remain in this mode until a valid write cycle is performed. In this default mode, the measured input is external, the GAIN is 1, the digital filter simultaneously rejects 50Hz and 60Hz line frequency noise, and the speed mode is 1x (offset automatically, continuously calibrated).

The I<sup>2</sup>C serial interface grants access to any or all special functions contained within the LTC2481. In order to change the mode of operation, a valid write address followed by 8 bits of data are shifted into the device (see Table 1). The first 3 bits (GS2, GS1, GS0) control the GAIN of the converter from 1 to 256. The 4th bit is reserved and should be low. The 5th bit (IM) is used to select the internal temperature sensor as the conversion input, while the 6th and 7th bits (FA, FB) combine to determine the line frequency rejection mode. The 8th bit (SPD) is used to double the output rate by disabling the offset auto calibration.




Figure 2. Definition of Timing for F/S-Mode Devices on the I<sup>2</sup>C-Bus






Figure 3. Timing Diagram for Writing to the LTC2481

**Table 1. Selecting Special Modes** 

Gain	Rejection Mode	
GS2 GS1 GS0 I	M FA FB SPD	Comments
0 0 1 0 0 0 1 1 1 1 1 1 0 0 0 1 1 1 1 1	0	External Input, Gain = 1, Autocalibration  External Input, Gain = 4, Autocalibration  External Input, Gain = 8, Autocalibration  External Input, Gain = 16, Autocalibration  External Input, Gain = 32, Autocalibration  External Input, Gain = 64, Autocalibration  External Input, Gain = 128, Autocalibration  External Input, Gain = 128, Autocalibration  External Input, Gain = 256, Autocalibration  External Input, Gain = 2, 2x Speed  External Input, Gain = 2, 2x Speed  External Input, Gain = 4, 2x Speed  External Input, Gain = 8, 2x Speed  External Input, Gain = 16, 2x Speed  External Input, Gain = 32, 2x Speed  External Input, Gain = 32, 2x Speed  External Input, Gain = 64, 2x Speed
Any Gain  X X X X X X X X X X X X X X X	0 0 0 0 0 0 0 0 0 1 Any 0 1 0 Speed 0 1 1 1 1 1 0 0 X 1 1 1 1 1 1 1 1 1 1 1	External Input, 60Hz Rejection  Reserved, Do Not Use  Temperature Input, 50Hz/60Hz Rejection, Gain = 1, Autocalibration  Temperature Input, 50Hz Rejection, Gain = 1, Autocalibration  Temperature Input, 60Hz Rejection, Gain = 1, Autocalibration  Reserved, Do Not Use

Table 2a. The LTC2481 Performance vs GAIN in Normal Speed Mode ( $V_{CC} = 5V$ ,  $V_{REF} = 5V$ )

GAIN	1	4	8	16	32	64	128	256	UNIT
Input Span	±2.5	±0.625	±0.312	±0.156	±78m	±39m	±19.5m	±9.76m	V
LSB	38.1	9.54	4.77	2.38	1.19	0.596	0.298	0.149	μV
Noise Free Resolution*	65536	65536	65536	65536	65536	65536	32768	16384	Counts
Gain Error	5	5	5	5	5	5	5	8	ppm of FS
Offset Error	0.5	0.5	0.5	0.5	0.5	0.5	0.5	0.5	μV

Table 2b. The LTC2481 Performance vs GAIN in 2x Speed Mode ( $V_{CC} = 5V$ ,  $V_{REF} = 5V$ )

GAIN	1	2	4	8	16	32	64	128	UNIT
Input Span	±2.5	±1.25	±0.625	±0.312	±0.156	±78m	±39m	±19.5m	V
LSB	38.1	19.1	9.54	4.77	2.38	1.19	0.596	0.298	μV
Noise Free Resolution*	65536	65536	65536	65536	65536	65536	45875	22937	Counts
Gain Error	5	5	5	5	5	5	5	5	ppm of FS
Offset Error	200	200	200	200	200	200	200	200	μV

<sup>\*</sup>The resolution in counts is calculated as the FS divided by LSB or the RMS noise value, whichever is larger.

### **GAIN (GS2, GS1, GS0)**

The input referred gain of the LTC2481 is adjustable from 1 to 256. With a gain of 1, the differential input range is  $\pm V_{REF}/2$  and the common mode input range is rail-to-rail. As the GAIN is increased, the differential input range is reduced to  $\pm V_{REF}/2 \bullet$  GAIN but the common mode input range remains rail-to-rail. As the differential gain is increased, low level voltages are digitized with greater resolution. At a gain of 256, the LTC2481 digitizes an input signal range of  $\pm 9.76$ mV with over 16,000 counts.

### Temperature Sensor (IM)

The LTC2481 includes an on-chip temperature sensor. The temperature sensor is selected by setting IM = 1 in the serial input data stream. Conversions are performed directly on the temperature sensor by the converter. While operating in this mode, the device behaves as a temperature to bits converter. The digital reading is proportional to the absolute temperature of the device. This feature allows the converter to linearize temperature sensors or continuously remove temperature effects from external sensors. Several applications leveraging this feature are presented in more detail in the applications section. While operating in this mode, the gain is set to 1 and the speed is set to normal independent of the control bits (GS2, GS1, GS0 and SPD).

### Rejection Mode (FA, FB)

The LTC2481 includes a high accuracy on-chip oscillator with no required external components. Coupled with a 4th order digital lowpass filter, the LTC2481 rejects line frequency noise. In the default mode, the LTC2481 simultaneously rejects 50Hz and 60Hz by at least 87dB. The LTC2481 can also be configured to selectively reject 50Hz or 60Hz to better than 110dB.

### Speed Mode (SPD)

The LTC2481 continuously performs offset calibrations. Every conversion cycle, two conversions are automatically performed (default) and the results combined. This result is free from offset and drift. In applications where the offset is not critical, the autocalibration feature can be disabled with the benefit of twice the output rate.

Linearity, full-scale accuracy and full-scale drift are identical for both 2x and 1x speed modes. In both the 1x and 2x speed there is no latency. This enables input steps or multiplexer channel changes to settle in a single conversion cycle easing system overhead and increasing the effective conversion rate.



### LTC2481 Data Format

After a START condition, the master sends a 7-bit address followed by a R/W bit. The bit R/W is 1 for a Read request and 0 for a Write request. If the 7-bit address agrees with an LTC2481's address, that device is selected. When the device is in the conversion state, it does not accept the request and issues a Not-Acknowledge (NACK) by leaving SDA HIGH. If the conversion is complete, it issues an acknowledge (ACK) by pulling SDA LOW.

The LTC2481 has two registers. The output register contains the result of the last conversion and a user programmable configuration register that sets the converter operation mode.

The output register contains the last conversion result. After each conversion is completed, the device automatically enters the sleep state where the supply current is reduced to 1µA. When the LTC2481 is addressed for a Read operation, it acknowledges (by pulling SDA LOW) and acts as a transmitter. The master and receiver can read up to three bytes from the LTC2481. After a complete Read operation (3 bytes), the output register is emptied, a new conversion is initiated, and a following Read request in the same input/output phase will be NACKed. The LTC2481 output data stream is 24 bits long, shifted out on the falling edges of SCL. The first bit is the conversion result sign bit (SIG), see Tables 3 and 4. This bit is HIGH if  $V_{IN} \ge 0$ . It is LOW if  $V_{IN}$  <0. The second bit is the most significant bit (MSB) of the result. The first two bits (SIG and MSB) can be used to indicate over range conditions. If both bits are HIGH, the differential input voltage is above +FS and the following 16 bits are set to LOW to indicate an overrange condition. If both bits are LOW, the input voltage is below -FS and the following 16 bits are set to HIGH to indicate an underrange condition. The function of these two bits is summarized in Table 3. The next 16 bits contain the conversion results in binary two's complement format. The remaining six bits are a readback of the configuration register.

Table 3. LTC2481 Status Bits

INPUT RANGE	BIT 23 SIG	BIT 22 MSB
$V_{IN} \ge 0.5 \bullet V_{REF}$	1	1
$0V \le V_{IN} < 0.5 \bullet V_{REF}$	1/0	0
$-0.5 \bullet V_{REF} \le V_{IN} < 0V$	0	1
$V_{IN} < -0.5 \cdot V_{REF}$	0	0

As long as the voltage on the IN<sup>+</sup> and IN<sup>-</sup> pins is maintained within the -0.3V to  $(V_{CC} + 0.3V)$  absolute maximum operating range, a conversion result is generated for any differential input voltage V<sub>IN</sub> from −FS = −0.5 • V<sub>RFF</sub>/GAIN to +FS = 0.5 • V<sub>REF</sub>/GAIN. For differential input voltages greater than +FS, the conversion result is clamped to the value corresponding to the +FS + 1LSB. For differential input voltages below -FS, the conversion result is clamped to the value corresponding to -FS - 1LSB.

Table 4. LTC2481 Output Data Format

DIFFERENTIAL INPUT VOLTAGE VIN*	BIT 23 SIG	BIT 22 MSB	BIT 21	BIT 20	BIT 19	 BIT 6
$V_{IN}^* \ge FS^{**}$	1	1	0	0	0	 0
FS** – 1LSB	1	0	1	1	1	 1
0.5 • FS**	1	0	1	0	0	 0
0.5 • FS** − 1LSB	1	0	0	1	1	 1
0	1/0***	0	0	0	0	 0
-1LSB	0	1	1	1	1	 1
-0.5 • FS**	0	1	1	0	0	 0
-0.5 • FS** - 1LSB	0	1	0	1	1	 1
-FS**	0	1	0	0	0	 0
V <sub>IN</sub> * < -FS**	0	0	1	1	1	 1

<sup>\*</sup> The differential input voltage  $V_{IN}$  = IN<sup>+</sup> – IN<sup>-</sup>. \*\* The full-scale voltage FS = 0.5 •  $V_{REF}$ /GAIN.

<sup>\*\*\*</sup> The sign bit changes state during the 0 output code when the device is operating in the 2x speed mode.




Figure 4. Timing Diagram for Reading from the LTC2481

### **Initiating a New Conversion**

When the LTC2481 finishes a conversion, it automatically enters the sleep state. Once in the sleep state, the device is ready for Read/Write operations. After the device acknowledges a Read or Write request, the device exits the sleep state and enters the data input/output state. The data input/output state concludes and the LTC2481 starts a new conversion once a STOP condition is issued by the master or all 24 bits of data are read out of the device.

During the data read cycle, a stop command may be issued by the master controller in order to start a new conversion and abort the data transfer. This stop command must be issued during the 9th clock cycle of a byte read when the bus is free (the ACK/NACK cycle).

### LTC2481 Address

The LTC2481 has two address pins, enabling one in 6 possible addresses, as shown in Table 5.

Table 5. LTC2481 Address Assignment

CA1	CAO/f <sub>0</sub> *	Address
LOW	HIGH	001 01 00
LOW	Floating	001 01 01
Floating	HIGH	001 01 11
Floating	Floating	010 01 00
HIGH	HIGH	010 01 10
HIGH	Floating	010 01 11

<sup>\*</sup> CAO/f<sub>0</sub> is treated as HIGH when driven by a valid external clock.

In addition to the configurable addresses listed in Table 5, the LTC2481 also contains a global address (1110111) which may be used for synchronizing multiple LTC2481s.

### **OPERATION SEQUENCE**

The LTC2481 acts as a transmitter or receiver. The device may be programmed to perform several functions. These include measuring an external differential input signal or an integrated temperature sensor, setting a programmable gain (from 1 to 256), selecting line frequency rejection (50Hz, 60Hz, or simultaneous 50Hz and 60Hz), and a 2x speed up mode.

### **Continuous Read**

In applications where the configuration does not need to change for each conversion cycle, the conversion result can be continuously read. The configuration remains unchanged from the last value written into the device. If the device has not been written to since power up, the configuration is set to the default value (Input External, GAIN=1, simultaneous 50Hz/60Hz rejection, and 1x speed mode). The operation sequence is shown in Figure 6. When the conversion is finished, the device may be addressed for a read operation. At the end of a read operation, a new conversion begins. At the conclusion of the conversion cycle, the next result may be read using the method described above. If the conversion cycle is not concluded and a valid address selects the device, the LTC2481 generates a NACK signal indicating the conversion cycle is in progress.






Figure 5. The LTC2481 Conversion Sequence




Figure 6. Consecutive Reading at the Same Configuration




Figure 7. Write, Read, Start Conversion

### Continuous Read/Write

Once the conversion cycle is concluded, the LTC2481 can be written to then read from, using the repeated Start (Sr) command.

Figure 7 shows a cycle which begins with a data Write, a repeated start, followed by a read, and concluded with a stop command. The following conversion begins after all 24 bits are read out of the device or after the STOP command and uses the newly programmed configuration data.

# Discarding a Conversion Result and Initiating a New Conversion with Optional Configuration Updating

At the conclusion of a conversion cycle, a Write cycle can be initiated. Once the Write cycle is acknowledged, a stop (P) command initiates a new conversion. If a new configuration is required, this data can be written into the device and a stop command initiates a new conversion, see Figure 8.

# Synchronizing Multiple LTC2481s with the Global Address Call

In applications where several LTC2481s are used on the same I<sup>2</sup>C bus, all LTC2481s can be synchronized with the global address call. To achieve this, first all the LTC2481s must have completed the conversion cycle. The master issues a Start, followed by the LTC2481 global address 1110111 and a Write request. All LTC2481s will be selected and acknowledge the request. The master then sends the write byte (Optional) and ends the Write operation with a STOP. This will update the configuration registers (if a write byte was sent) and initiate a new conversion simultaneously on all the LTC2481s, as shown in Figure 9. In order to synchronize the start of conversion without affecting the configuration registers, the Write operation can be aborted with a STOP. This initiates a new conversion on all the LTC2481s without changing the configuration registers.

LINEAR TECHNOLOGY




Figure 8. Start a New Conversion without Reading Old Conversion Result




Figure 9. Synchronize the LTC2481s with the Global Address Call

### **Easy Drive Input Current Cancellation**

The LTC2481 combines a high precision delta-sigma ADC with an automatic differential input current cancellation front end. A proprietary front-end passive sampling network transparently removes the differential input current. This enables external RC networks and high impedance sensors to directly interface to the LTC2481 without external amplifiers. The remaining common mode input current is eliminated by either balancing the differential input impedances or setting the common mode input equal to the common mode reference (see Automatic Input Current Cancellation section). This unique architecture does not require on-chip buffers enabling input signals to swing all the way to ground and up to  $V_{CC}$ . Furthermore, the cancellation does not interfere with the transparent offset and full-scale auto-calibration and the absolute accuracy (full-scale + offset + linearity) is maintained even with external RC networks.

### **Conversion Clock**

A major advantage the delta-sigma converter offers over conventional type converters is an on-chip digital filter (commonly implemented as a SINC or Comb filter). For high resolution, low frequency applications, this filter is typically designed to reject line frequencies of 50Hz or 60Hz plus their harmonics. The filter rejection performance is

directly related to the accuracy of the converter system clock. The LTC2481 incorporates a highly accurate on-chip oscillator. This eliminates the need for external frequency setting components such as crystals or oscillators.

### Frequency Rejection Selection (CAO/f<sub>0</sub>)

The LTC2481 internal oscillator provides better than 110dB normal mode rejection at the line frequency and all its harmonics (up to the 255th) for 50Hz  $\pm 2\%$  or 60Hz  $\pm 2\%$ , or better than 87dB normal mode rejection from 48Hz to 62.4Hz. The rejection mode is selected by writing to the on-chip configuration register (the default mode at power-up is simultaneous 50Hz/60Hz rejection).

When a fundamental rejection frequency different from 50Hz or 60Hz is required or when the converter must be synchronized with an outside source, the LTC2481 can operate with an external conversion clock. The converter automatically detects the presence of an external clock signal at the CA0/f0 pin and turns off the internal oscillator. The chip address for CA0 is internally set HIGH. The frequency  $f_{EOSC}$  of the external signal must be at least 10kHz to be detected. The external clock signal duty cycle is not significant as long as the minimum and maximum specifications for the high and low periods  $t_{HE0}$  and  $t_{LE0}$  are observed.



While operating with an external conversion clock of a frequency  $f_{EOSC}$ , the LTC2481 provides better than 110dB normal mode rejection in a frequency range of  $f_{EOSC}/5120 \pm 4\%$  and its harmonics. The normal mode rejection as a function of the input frequency deviation from  $f_{EOSC}/5120$  is shown in Figure 10.

Whenever an external clock is not present at the CAO/ $f_0$  pin, the converter automatically activates its internal oscillator and enters the Internal Conversion Clock mode. CAO/ $f_0$  may be tied HIGH or left floating in order to set the chip address. The LTC2481 operation will not be disturbed if the change of conversion clock source occurs during the sleep state or during the data output state while the converter uses an external serial clock. If the change occurs during the conversion state, the result of the conversion in progress may be outside specifications but the following conversions will not be affected.

Table 6 summarizes the duration of the conversion state of each state and the achievable output data rate as a function of  $f_{EOSC}$ .

### Ease of Use

The LTC2481 data output has no latency, filter settling delay or redundant data associated with the conversion cycle. There is a one-to-one correspondence between the conversion and the output data. Therefore, multiplexing multiple analog voltages is easy.

The LTC2481 performs offset and full-scale calibrations every conversion cycle. This calibration is transparent to the user and has no effect on the cyclic operation described




Figure 10. LTC2481 Normal Mode Rejection When Using an External Oscillator

above. The advantage of continuous calibration is extreme stability of offset and full-scale readings with respect to time, supply voltage change and temperature drift.

### **Power-Up Sequence**

The LTC2481 automatically enters an internal reset state when the power supply voltage  $V_{CC}$  drops below approximately 2V. This feature guarantees the integrity of the conversion result.

When the  $V_{CC}$  voltage rises above this critical threshold, the converter creates an internal power-on-reset (POR) signal with a duration of approximately 4ms. The POR signal clears all internal registers. Following the POR signal, the LTC2481 starts a normal conversion cycle and follows the succession of states described in Figure 1. The first

Table 6. LTC2481 State Duration

STATE	OPERATING MODE		DURATION
CONVERSION	Internal Oscillator	60Hz Rejection	133ms, Output Data Rate ≤ 7.5 Readings/s for 1x Speed Mode 67ms, Output Data Rate ≤ 15 Readings/s for 2x Speed Mode
		50Hz Rejection	160ms, Output Data Rate ≤ 6.2 Readings/s for 1x Speed Mode 80ms, Output Data Rate ≤ 12.5 Readings/s for 2x Speed Mode
		50Hz/60Hz Rejection	147ms, Output Data Rate ≤ 6.8 Readings/s for 1x Speed Mode 73.6ms, Output Data Rate ≤ 13.6 Readings/s for 2x Speed Mode
	External Oscillator	CA0/f <sub>0</sub> = External Oscillator with Frequency f <sub>EOSC</sub> Hz (f <sub>EOSC</sub> /5120 Rejection)	41036/f <sub>EOSC</sub> s, Output Data Rate $\leq$ f <sub>EOSC</sub> /41036 Readings/s for 1x Speed Mode 20556/f <sub>EOSC</sub> s, Output Data Rate $\leq$ f <sub>EOSC</sub> /20556 Readings/s for 2x Speed Mode

/ LINEAR

conversion result following POR is accurate within the specifications of the device if the power supply voltage is restored within the operating range (2.7V to 5.5V) before the end of the POR time interval.

### **On-Chip Temperature Sensor**

The LTC2481 contains an on-chip PTAT (proportional to absolute temperature) signal that can be used as a temperature sensor. The internal PTAT has a typical value of 420mV at 27°C and is proportional to the absolute temperature value with a temperature coefficient of 420/(27 + 273) = 1.40mV/°C (SLOPE), as shown in Figure 11. The internal PTAT signal is used in a single-ended mode referenced to device ground internally. The GAIN is automatically set to one (independent of the values of GS0, GS1, GS2) in order to preserve the PTAT property at the ADC output code and avoid an out of range error. The 1x speed mode with automatic offset calibration is automatically selected for the internal PTAT signal measurement as well.

When using the internal temperature sensor, if the output code is normalized to  $R_{SDA} = V_{PTAT}/V_{REF}$ , the temperature is calculated using the following formula:

$$T_{K} = \frac{R_{SDA} \cdot V_{REF}}{SLOPE} \text{ in Kelvin}$$

and

$$T_C = \frac{R_{SDA} \cdot V_{REF}}{SLOPE} - 273 \text{ in } ^{\circ}C$$

where SLOPE is nominally 1.4mV/°C.

Since the PTAT signal can have an initial value variation which results in errors in SLOPE, to achieve absolute temperature measurements, a one-time calibration is needed to adjust the SLOPE value. The converter output of the PTAT signal,  $RO_{SDA}$ , is measured at a known temperature TO (in °C) and the SLOPE is calculated as:

$$SLOPE = \frac{RO_{SDA} \cdot V_{REF}}{T0 + 273}$$

This calibrated SLOPE can be used to calculate the temperature.

If the same  $V_{REF}$  source is used during calibration and temperature measurement, the actual value of the  $V_{REF}$  is not needed to measure the temperature as shown in the calculation below:

$$T_{C} = \frac{R_{SDA} \cdot V_{REF}}{SLOPE} - 273$$
$$= \frac{R_{SDA}}{R0_{SDA}} \cdot (T0 + 273) - 273$$




Figure 11. Internal PTAT Signal vs Temperature

### **Reference Voltage Range**

The LTC2481 external reference voltage range is 0.1V to  $V_{CC}$ . The converter output noise is determined by the thermal noise of the front-end circuits, and as such, its value in nanovolts is nearly constant with reference voltage. Since the transition noise (600nV) is much less than the quantization noise ( $V_{REF}/2^{17}$ ), a decrease in the reference voltage will increase the converter resolution. A reduced reference voltage will also improve the converter performance when operated with an external conversion clock (external  $f_0$  signal) at substantially higher output data rates (see the Output Data Rate section).  $V_{REF}$  must be  $\geq 1.1V$  to use the internal temperature sensor.

The reference input is differential. The differential reference input range ( $V_{REF} = REF^+ - REF^-$ ) is 100mV to  $V_{CC}$  and the common mode reference input range is 0V to  $V_{CC}$ .



### **Input Voltage Range**

The analog input is truly differential with an absolute/ common mode range for the IN<sup>+</sup> and IN<sup>-</sup> input pins extending from GND - 0.3V to  $V_{CC}$  + 0.3V. Outside these limits, the ESD protection devices begin to turn on and the errors due to input leakage current increase rapidly. Within these limits, the LTC2481 converts the bipolar differential input signal,  $V_{IN} = IN^+ - IN^-$ , from -FS to +FS where FS = 0.5 •  $V_{REF}/GAIN$ . Beyond this range, the converter indicates the overrange or the underrange condition using distinct output codes. Since the differential input current cancellation does not rely on an on-chip buffer, current cancellation as well as DC performance is maintained rail-to-rail.

Input signals applied to IN<sup>+</sup> and IN<sup>-</sup> pins may extend by 300mV below ground and above  $V_{CC}$ . In order to limit any fault current, resistors of up to 5k may be added in series with the IN<sup>+</sup> and IN<sup>-</sup> pins without affecting the performance of the devices. The effect of the series resistance on the converter accuracy can be evaluated from the curves presented in the Input Current/Reference Current sections. In addition, series resistors will introduce a temperature dependent offset error due to the input leakage current. A 1nA input leakage current will develop a 1ppm offset error on a 5k resistor if  $V_{REF} = 5V$ . This error has a very strong temperature dependency.

# IREF\* VREF\* ILEAK RSW (TYP) 10k VCC VIN\* VILEAK RSW (TYP) 10k VCE 12pF (TYP) VIN\* VIN\* VILEAK RSW (TYP) 10k VCE 12pF (TYP) VIN\* VILEAK RSW (TYP) 10k VIN\* VILEAK RSW (TYP) 10k VIN\* VILEAK VCC VREF\* VREF\* VILEAK VCC VREF\* VREF\*

SWITCHING FREQUENCY  $f_{SW}=123 kHz$  INTERNAL OSCILLATOR  $f_{SW}=0.4 \bullet f_{EOSC}$  EXTERNAL OSCILLATOR

### **Driving the Input and Reference**

The input and reference pins of the LTC2481 converter are directly connected to a network of sampling capacitors. Depending upon the relation between the differential input voltage and the differential reference voltage, these capacitors are switching between these four pins transferring small amounts of charge in the process. A simplified equivalent circuit is shown in Figure 12.

For a simple approximation, the source impedance  $R_S$  driving an analog input pin (IN+, IN-, REF+ or REF-) can be considered to form, together with  $R_{SW}$  and  $C_{EQ}$  (see Figure 12), a first order passive network with a time constant  $\tau = (R_S + R_{SW}) \cdot C_{EQ}$ . The converter is able to sample the input signal with better than 1ppm accuracy if the sampling period is at least 14 times greater than the input circuit time constant  $\tau$ . The sampling process on the four input analog pins is quasi-independent so each time constant should be considered by itself and, under worst-case circumstances, the errors may add.

When using the internal oscillator, the LTC2481's front-end switched-capacitor network is clocked at 123kHz corresponding to an 8.1µs sampling period. Thus, for settling errors of less than 1ppm, the driving source impedance should be chosen such that  $\tau \le 8.1\mu s/14 = 580ns$ . When an external oscillator of frequency  $f_{EOSC}$  is used, the sampling period is  $2.5/f_{EOSC}$  and, for a settling error of less than 1ppm,  $\tau \le 0.178/f_{EOSC}$ .

$$I\left(IN^{+}\right)_{AVG} = I\left(IN^{-}\right)_{AVG} = \frac{V_{IN(CM)} - V_{REF(CM)}}{0.5 \bullet R_{EQ}}$$

$$I\left(REF^{+}\right)_{AVG} = \frac{1.5 \bullet V_{REF} - V_{INCM} + V_{REFCM}}{0.5 \bullet R_{EQ}} - \frac{V_{IN}^{2}}{V_{REF} \bullet R_{EQ}} - \frac{0.5 \bullet V_{REF} \bullet D_{T}}{R_{EQ}} \cong \frac{1.5 V_{REF} + \left(V_{REF(CM)} - V_{IN(CM)}\right)}{0.5 \bullet R_{EQ}} - \frac{V_{IN}^{2}}{V_{REF} \bullet R_{EQ}} \cong \frac{1.5 V_{REF} + \left(V_{REF(CM)} - V_{IN(CM)}\right)}{0.5 \bullet R_{EQ}} - \frac{V_{IN}^{2}}{V_{REF} \bullet R_{EQ}} \cong \frac{1.5 V_{REF} + \left(V_{REF(CM)} - V_{IN(CM)}\right)}{0.5 \bullet R_{EQ}} - \frac{V_{IN}^{2}}{V_{REF} \bullet R_{EQ}} \cong \frac{1.5 V_{REF} + \left(V_{REF(CM)} - V_{IN(CM)}\right)}{0.5 \bullet R_{EQ}} - \frac{V_{IN}^{2}}{V_{REF} \bullet R_{EQ}} \cong \frac{1.5 V_{REF} + \left(V_{REF(CM)} - V_{IN(CM)}\right)}{0.5 \bullet R_{EQ}} - \frac{V_{IN}^{2}}{V_{REF} \bullet R_{EQ}} \cong \frac{1.5 V_{REF} + \left(V_{REF(CM)} - V_{IN(CM)}\right)}{0.5 \bullet R_{EQ}} - \frac{V_{IN}^{2}}{V_{REF} \bullet R_{EQ}} \cong \frac{1.5 V_{REF} + \left(V_{REF(CM)} - V_{IN(CM)}\right)}{0.5 \bullet R_{EQ}} - \frac{V_{IN}^{2}}{V_{REF} \bullet R_{EQ}} \cong \frac{1.5 V_{REF} + \left(V_{REF(CM)} - V_{IN(CM)}\right)}{0.5 \bullet R_{EQ}} - \frac{V_{IN}^{2}}{V_{REF} \bullet R_{EQ}} \cong \frac{1.5 V_{REF} + \left(V_{REF(CM)} - V_{IN(CM)}\right)}{0.5 \bullet R_{EQ}} - \frac{V_{IN}^{2}}{V_{REF} \bullet R_{EQ}} \cong \frac{1.5 V_{REF} + \left(V_{REF(CM)} - V_{IN(CM)}\right)}{0.5 \bullet R_{EQ}} - \frac{V_{IN}^{2}}{V_{REF} \bullet R_{EQ}} \cong \frac{1.5 V_{REF} + \left(V_{REF(CM)} - V_{IN(CM)}\right)}{0.5 \bullet R_{EQ}} - \frac{V_{IN}^{2}}{V_{REF} \bullet R_{EQ}} \cong \frac{1.5 V_{REF} + \left(V_{REF(CM)} - V_{IN(CM)}\right)}{0.5 \bullet R_{EQ}} - \frac{V_{IN}^{2}}{V_{REF} \bullet R_{EQ}} \cong \frac{1.5 V_{REF} + \left(V_{REF(CM)} - V_{IN(CM)}\right)}{0.5 \bullet R_{EQ}} = \frac{1.5 V_{REF} + \left(V_{REF(CM)} - V_{IN(CM)}\right)}{0.5 \bullet R_{EQ}} = \frac{1.5 V_{REF} + \left(V_{REF(CM)} - V_{IN(CM)}\right)}{0.5 \bullet R_{EQ}} = \frac{1.5 V_{REF} + \left(V_{REF(CM)} - V_{IN(CM)}\right)}{0.5 \bullet R_{EQ}} = \frac{1.5 V_{REF} + \left(V_{REF(CM)} - V_{IN(CM)}\right)}{0.5 \bullet R_{EQ}} = \frac{1.5 V_{REF} + \left(V_{REF(CM)} - V_{IN(CM)}\right)}{0.5 \bullet R_{EQ}} = \frac{1.5 V_{REF} + \left(V_{REF(CM)} - V_{IN(CM)}\right)}{0.5 \bullet R_{EQ}} = \frac{1.5 V_{REF} + \left(V_{REF(CM)} - V_{IN(CM)}\right)}{0.5 \bullet R_{EQ}} = \frac{1.5 V_{REF} + \left(V_{REF(CM)} - V_{IN(CM)}\right)}{0.5 \bullet R_{EQ}} = \frac{1.5 V_{REF} + \left(V_{REF(CM)} - V_{REF}\right)}{0.5 \bullet R_{EQ}} = \frac{1.5 V_{REF} + \left(V_{REF(CM)} - V_{REF}\right)}{0.$$

 $D_{\bar{1}}$  is the density of a digital transition at the modulator output where Ref $^-$  is internally tied to GND

Figure 12. LTC2481 Equivalent Analog Input Circuit

LINEAR TECHNOLOGY

### **Automatic Differential Input Current Cancellation**

In applications where the sensor output impedance is low (up to  $10k\Omega$  with no external bypass capacitor or up to  $500\Omega$  with  $0.001\mu F$  bypass), complete settling of the input occurs. In this case, no errors are introduced and direct digitization of the sensor is possible.

For many applications, the sensor output impedance combined with external bypass capacitors produces RC time constants much greater than the 580ns required for 1ppm accuracy. For example, a  $10k\Omega$  bridge driving a  $0.1\mu$ F bypass capacitor has a time constant several orders of magnitude greater than the required maximum. Historically, settling issues were solved using buffers. These buffers led to increased noise, reduced DC performance (Offset/Drift), limited input/output swing (cannot digitize signals near ground or  $V_{CC}$ ), added system cost and increased power. The LTC2481 uses a proprietary switching algorithm that forces the average differential input current to zero independent of external settling errors. This allows accurate direct digitization of high impedance sensors without the need of buffers (see Figures 13 to 15). Additional errors resulting from mismatched leakage currents must also be taken into account.

The switching algorithm forces the average input current on the positive input  $(I_{IN}^+)$  to be equal to the average input current on the negative input  $(I_{IN}^-)$ . Over the complete conversion cycle, the average differential input current  $(I_{IN}^+ - I_{IN}^-)$  is zero. While the differential input current is zero, the common mode input current  $(I_{IN}^+ + I_{IN}^-)/2$  is proportional to the difference between the common mode input voltage  $(V_{INCM})$  and the common mode reference voltage  $(V_{REFCM})$ .

In applications where the input common mode voltage is equal to the reference common mode voltage, as in the case of a balance bridge type application, both the differential and common mode input current are zero. The accuracy of the converter is unaffected by settling errors. Mismatches in source impedances between IN<sup>+</sup> and IN<sup>-</sup> also do not affect the accuracy.

In applications where the input common mode voltage is constant but different from the reference common mode voltage, the differential input current remains zero while




Figure 13. An RC Network at IN+ and IN-




Figure 14. +FS Error vs R<sub>SOURCE</sub> at IN<sup>+</sup> and IN<sup>-</sup>




Figure 15. -FS Error vs R<sub>SOURCE</sub> at IN<sup>+</sup> and IN<sup>-</sup>



the common mode input current is proportional to the difference between  $V_{INCM}$  and  $V_{REFCM}$ . For a reference common mode of 2.5V and an input common mode of 1.5V, the common mode input current is approximately 0.74µA (in simultaneous 50Hz/60Hz rejection mode). This common mode input current has no effect on the accuracy if the external source impedances tied to IN+ and IN- are matched. Mismatches in these source impedances lead to a fixed offset error but do not affect the linearity or full-scale reading. A 1% mismatch in  $1k\Omega$  source resistances leads to a 15ppm shift  $(74\mu V)$  in offset voltage.

In applications where the common mode input voltage varies as a function of input signal level (single-ended input, RTDs, half bridges, current sensors, etc.), the common mode input current varies proportionally with input voltage. For the case of balanced input impedances, the common mode input current effects are rejected by the large CMRR of the LTC2481 leading to little degradation in accuracy. Mismatches in source impedances lead to gain errors proportional to the difference between the common mode input voltage and the common mode reference voltage. 1% mismatches in  $1k\Omega$  source resistances lead to worst-case gain errors on the order of 15ppm or 1LSB (for 1V differences in reference and input common mode voltage). Table 7 summarizes the effects of mismatched source impedance and differences in reference/input common mode voltages.

Table 7. Suggested Input Configuration for LTC2481

	BALANCED INPUT RESISTANCES	UNBALANCED INPUT RESISTANCES
Constant V <sub>IN(CM)</sub> – V <sub>REF(CM)</sub>	C <sub>EXT</sub> > 1nF at Both IN <sup>+</sup> and IN <sup>−</sup> . Can Take Large Source Resistance with Negligible Error	C <sub>EXT</sub> > 1nF at Both IN <sup>+</sup> and IN <sup>-</sup> . Can Take Large Source Resistance. Unbalanced Resistance Results in an Offset Which Can be Calibrated
Varying V <sub>IN(CM)</sub> – V <sub>REF(CM)</sub>	C <sub>EXT</sub> > 1nF at Both IN <sup>+</sup> and IN <sup>-</sup> . Can Take Large Source Resistance with Negligible Error	Minimize IN <sup>+</sup> and IN <sup>-</sup> Capacitors and Avoid Large Source Impedance (<5k Recommended)

The magnitude of the dynamic input current depends upon the size of the very stable internal sampling capacitors and upon the accuracy of the converter sampling clock. The accuracy of the internal clock over the entire temperature and power supply range is typically better than 0.5%. Such a specification can also be easily achieved by an external clock. When relatively stable resistors (50ppm/°C) are used for the external source impedance seen by IN<sup>+</sup> and IN<sup>-</sup>, the expected drift of the dynamic current and offset will be insignificant (about 1% of their respective values over the entire temperature and voltage range). Even for the most stringent applications, a one-time calibration operation may be sufficient.

In addition to the input sampling charge, the input ESD protection diodes have a temperature dependent leakage current. This current, nominally 1nA ( $\pm 10$ nA max), results in a small offset shift. A 1k source resistance will create a 1 $\mu$ V typical and 10 $\mu$ V maximum offset voltage.

### **Reference Current**

In a similar fashion, the LTC2481 samples the differential reference pins REF<sup>+</sup> and REF<sup>-</sup> transferring small amount of charge to and from the external driving circuits thus producing a dynamic reference current. This current does not change the converter offset, but it may degrade the gain and INL performance. The effect of this current can be analyzed in two distinct situations.

For relatively small values of the external reference capacitors ( $C_{REF}$  < 1nF), the voltage on the sampling capacitor settles almost completely and relatively large values for the source impedance result in only small errors. Such values for  $C_{REF}$  will deteriorate the converter offset and gain performance without significant benefits of reference filtering and the user is advised to avoid them.

Larger values of reference capacitors ( $C_{REF} > 1nF$ ) may be required as reference filters in certain configurations. Such capacitors will average the reference sampling charge and the external source resistance will see a quasi constant reference differential impedance.

In the following discussion, it is assumed the input and reference common mode are the same. Using internal oscillator for 60Hz mode, the typical differential reference resistance is  $1M\Omega$  which generates a full-scale (VREF/2) gain error of 0.51ppm for each ohm of source resistance driving the REF+ and REF- pins. For 50Hz/60Hz mode, the related difference resistance is  $1.1M\Omega$  and the resulting full-scale error is 0.46ppm for each ohm of source resistance driving

LINEAR TECHNOLOGY

the REF+ and REF− pins. For 50Hz mode, the related difference resistance is 1.2M $\Omega$  and the resulting full-scale error is 0.42ppm for each ohm of source resistance driving the REF+ and REF− pins. When CA0/f $_0$  is driven by an external oscillator with a frequency f $_{EOSC}$  (external conversion clock operation), the typical differential reference resistance is 0.30 •  $10^{12}$ /f $_{EOSC}$   $\Omega$  and each ohm of source resistance driving the REF+ or REF− pins will result in 1.67 •  $10^{-6}$  • f $_{EOSC}$ ppm gain error. The typical +FS and −FS errors for various combinations of source resistance seen by the REF+ or REF− pins and external capacitance connected to that pin are shown in Figures 16-19.

In addition to this gain error, the converter INL performance is degraded by the reference source impedance. The INL is caused by the input dependent terms  $-V_{IN}^2/(V_{REF} \cdot R_{EO}) - (0.5 \cdot V_{REF} \cdot D_T)/R_{EO}$  in the reference




Figure 16. +FS Error vs R<sub>SOURCE</sub> at REF<sup>+</sup> or REF<sup>-</sup> (Small C<sub>REF</sub>)




Figure 17. -FS Error vs R<sub>SOURCE</sub> at REF+ or REF- (Small C<sub>REF</sub>)

pin current as expressed in Figure 12. When using internal oscillator and 60Hz mode, every  $100\Omega$  of reference source resistance translates into about 0.67ppm additional INL error. When using internal oscillator and 50Hz/60Hz mode. every  $100\Omega$  of reference source resistance translates into about 0.61ppm additional INL error. When using internal oscillator and 50Hz mode, every  $100\Omega$  of reference source resistance translates into about 0.56ppm additional INL error. When CAO/fo is driven by an external oscillator with a frequency  $f_{FOSC}$ , every 100 $\Omega$  of source resistance driving REF+ or REF- translates into about 2.18 • 10<sup>-6</sup> • f<sub>EOSC</sub>ppm additional INL error. Figure 20 shows the typical INL error due to the source resistance driving the REF+ or REF<sup>-</sup> pins when large C<sub>REF</sub> values are used. The user is advised to minimize the source impedance driving the REF<sup>+</sup> and REF<sup>-</sup> pins.




Figure 18. +FS Error vs R<sub>SOURCE</sub> at REF<sup>+</sup> or REF<sup>-</sup> (Large C<sub>REF</sub>)




Figure 19. -FS Error vs R<sub>SOURCE</sub> at REF<sup>+</sup> or REF<sup>-</sup> (Large C<sub>REF</sub>)



In applications where the reference and input common mode voltages are different, extra errors are introduced. For every 1V of the reference and input common mode voltage difference ( $V_{REFCM} - V_{INCM}$ ) and a 5V reference, each Ohm of reference source resistance introduces an extra ( $V_{REFCM} - V_{INCM}$ )/( $V_{REF} \cdot R_{EQ}$ ) full-scale gain error, which is 0.074ppm when using internal oscillator and 60Hz mode. When using internal oscillator and 50Hz/60Hz mode, the extra full-scale gain error is 0.067ppm. When using internal oscillator and 50Hz mode, the extra gain error is 0.061ppm. If an external clock is used, the corresponding extra gain error is 0.24 • 10<sup>-6</sup> • f<sub>EOSC</sub>ppm.

The magnitude of the dynamic reference current depends upon the size of the very stable internal sampling capacitors and upon the accuracy of the converter sampling clock. The accuracy of the internal clock over the entire temperature




Figure 20. INL vs DIFFERENTIAL Input Voltage and Reference Source Resistance for C<sub>RFF</sub> > 1µF




Figure 21. Offset Error vs Output Data Rate and Temperature

and power supply range is typically better than 0.5%. Such a specification can also be easily achieved by an external clock. When relatively stable resistors (50ppm/°C) are used for the external source impedance seen by  $V_{REF}^{+}$  and  $V_{REF}^{-}$ , the expected drift of the dynamic current gain error will be insignificant (about 1% of its value over the entire temperature and voltage range). Even for the most stringent applications a one-time calibration operation may be sufficient.

In addition to the reference sampling charge, the reference pins ESD protection diodes have a temperature dependent leakage current. This leakage current, nominally 1nA ( $\pm 100$ nA max), results in a small gain error. A  $100\Omega$  source resistance will create a  $0.05\mu V$  typical and  $5\mu V$  maximum full-scale error.




Figure 22. +FS Error vs Output Data Rate and Temperature




Figure 23. -FS Error vs Output Data Rate and Temperature



### **Output Data Rate**

When using its internal oscillator, the LTC2481 produces up to 7.5 samples per second (sps) with a notch frequency of 60Hz, 6.25sps with a notch frequency of 50Hz and 6.82sps with the 50Hz/60Hz rejection mode. The actual output data rate will depend upon the length of the sleep and data output phases which are controlled by the user and which can be made insignificantly short. When operated with an external conversion clock (CA0/ $f_0$  connected to an external oscillator), the LTC2481 output data rate can be increased as desired. The duration of the conversion phase is 41036/ $f_{EOSC}$ . If  $f_{EOSC}$  = 307.2kHz, the converter behaves as if the internal oscillator is used and the notch is set at 60Hz.

An increase in  $f_{EOSC}$  over the nominal 307.2kHz will translate into a proportional increase in the maximum output data rate. The increase in output rate is nevertheless accompanied by two potential effects, which must be carefully considered.

First, a change in f<sub>EOSC</sub> will result in a proportional change in the internal notch position and in a reduction of the converter differential mode rejection at the power line frequency. In many applications, the subsequent performance degradation can be substantially reduced by relying upon the LTC2481's exceptional common mode rejection and by carefully eliminating common mode to differential mode conversion sources in the input circuit. The user should avoid single-ended input filters and should maintain a very high degree of matching and symmetry in the circuits driving the IN<sup>+</sup> and IN<sup>-</sup> pins.

Second, the increase in clock frequency will increase proportionally the amount of sampling charge transferred through the input and the reference pins. If large external input and/or reference capacitors ( $C_{IN}$ ,  $C_{REF}$ ) are used, the previous section provides formulae for evaluating the effect of the source resistance upon the converter performance for any value of  $f_{EOSC}$ . If small external input and/or reference capacitors ( $C_{IN}$ ,  $C_{REF}$ ) are used, the effect of the external source resistance upon the LTC2481 typical performance can be inferred from Figures 14, 15, 16 and 17 in which the horizontal axis is scaled by  $307200/f_{EOSC}$ .

Typical measured performance curves for output data rates up to 25 readings per second are shown in Figures 21 to 28. In order to obtain the highest possible level of accuracy from this converter at output data rates above 20 readings per second, the user is advised to maximize the power supply voltage used and to limit the maximum ambient operating temperature. In certain circumstances, a reduction of the differential reference voltage may be beneficial.

### **Input Bandwidth**

The combined effect of the internal SINC<sup>4</sup> digital filter and of the analog and digital autocalibration circuits determines the LTC2481 input bandwidth. When the internal oscillator is used with the notch set at 60Hz, the 3dB input bandwidth is 3.63Hz. When the internal oscillator is used with the notch set at 50Hz, the 3dB input bandwidth is 3.02Hz. If an external conversion clock generator of frequency  $f_{EOSC}$  is connected to the CAO/ $f_0$  pin, the 3dB input bandwidth is  $11.8 \bullet 10^{-6} \bullet f_{EOSC}$ .

Due to the complex filtering and calibration algorithms utilized, the converter input bandwidth is not modeled very accurately by a first order filter with the pole located at the 3dB frequency. When the internal oscillator is used, the shape of the LTC2481 input bandwidth is shown in Figure 29. When an external oscillator of frequency  $f_{EOSC}$  is used, the shape of the LTC2481 input bandwidth can be derived from Figure 29, 60Hz mode curve in which the horizontal axis is scaled by  $f_{EOSC}/307200$ .

The conversion noise ( $600nV_{RMS}$  typical for  $V_{REF} = 5V$ ) can be modeled by a white noise source connected to a noise free converter. The noise spectral density is  $47nV\sqrt{Hz}$  for an infinite bandwidth source and  $64nV\sqrt{Hz}$  for a single 0.5MHz pole source. From these numbers, it is clear that particular attention must be given to the design of external amplification circuits. Such circuits face the simultaneous requirements of very low bandwidth (just a few Hz) in order to reduce the output referred noise and relatively high bandwidth (at least 500kHz) necessary to drive the input switched-capacitor network. A possible solution is a high gain, low bandwidth amplifier stage followed by a high bandwidth unity-gain buffer.






Figure 24. Resolution (Noise<sub>RMS</sub> ≤ 1LSB) vs Output Data Rate and Temperature




Figure 25. Resolution (INL<sub>MAX</sub> ≤ 1LSB) vs Output Data Rate and Temperature




Figure 26. Offset Error vs Output Data Rate and Reference Voltage




Figure 27. Resolution (Noise $_{RMS} \le 1LSB$ ) vs Output Data Rate and Reference Voltage




Figure 28. Resolution (INL $_{MAX} \le$  1LSB) vs Output Data Rate and Reference Voltage




Figure 29. Input Signal Using the Internal Oscillator




Figure 30. Input Referred Noise Equivalent Bandwidth of an Input Connected White Noise Source



When external amplifiers are driving the LTC2481, the ADC input referred system noise calculation can be simplified by Figure 30. The noise of an amplifier driving the LTC2481 input pin can be modeled as a band limited white noise source. Its bandwidth can be approximated by the bandwidth of a single pole lowpass filter with a corner frequency f<sub>i</sub>. The amplifier noise spectral density is n<sub>i</sub>. From Figure 30, using f<sub>i</sub> as the x-axis selector, we can find on the y-axis the noise equivalent bandwidth freqi of the input driving amplifier. This bandwidth includes the band limiting effects of the ADC internal calibration and filtering. The noise of the driving amplifier referred to the converter input and including all these effects can be calculated as  $N = n_i \cdot \sqrt{\text{freq}_i}$ . The total system noise (referred to the LTC2481 input) can now be obtained by summing as square root of sum of squares the three ADC input referred noise sources: the LTC2481 internal noise, the noise of the IN+ driving amplifier and the noise of the IN<sup>-</sup> driving amplifier.

If the  $CAO/f_0$  pin is driven by an external oscillator of frequency  $f_{EOSC}$ , Figure 30 can still be used for noise calculation if the x-axis is scaled by  $f_{EOSC}/307200$ . For large values of the ratio  $f_{EOSC}/307200$ , the Figure 30 plot accuracy begins to decrease, but at the same time the LTC2481 noise floor rises and the noise contribution of the driving amplifiers lose significance.




Figure 31. Input Normal Mode Rejection, Internal Oscillator and 50Hz Notch Mode

### **Normal Mode Rejection and Antialiasing**

One of the advantages delta-sigma ADCs offer over conventional ADCs is on-chip digital filtering. Combined with a large oversampling ratio, the LTC2481 significantly simplifies antialiasing filter requirements. Additionally, the input current cancellation feature of the LTC2481 allows external lowpass filtering without degrading the DC performance of the device.

The SINC<sup>4</sup> digital filter provides greater than 120dB normal mode rejection at all frequencies except DC and integer multiples of the modulator sampling frequency ( $f_S$ ). The LTC2481's autocalibration circuits further simplify the antialiasing requirements by additional normal mode signal filtering both in the analog and digital domain. Independent of the operating mode,  $f_S = 256 \cdot f_N = 2048 \cdot f_{OUTMAX}$  where  $f_N$  is the notch frequency and  $f_{OUTMAX}$  is the maximum output data rate. In the internal oscillator mode with a 50Hz notch setting,  $f_S = 12800$ Hz, with 50Hz/60Hz rejection,  $f_S = 1396$ 0Hz and with a 60Hz notch setting  $f_S = 1536$ 0Hz. In the external oscillator mode,  $f_S = f_{EOSC}/20$ . The performance of the normal mode rejection is shown in Figures 31 and 32.




Figure 32. Input Normal Mode Rejection at DC



In 1x speed mode, the regions of low rejection occurring at integer multiples of  $f_S$  have a very narrow bandwidth. Magnified details of the normal mode rejection curves are shown in Figure 33 (rejection near DC) and Figure 34 (rejection at  $f_S = 256f_N$ ) where  $f_N$  represents the notch frequency. These curves have been derived for the external oscillator mode but they can be used in all operating modes by appropriately selecting the  $f_N$  value.

The user can expect to achieve this level of performance using the internal oscillator as it is demonstrated by Figures 35, 36 and 37. Typical measured values of the normal mode rejection of the LTC2481 operating with an internal oscillator and a 60Hz notch setting are shown in Figure 35 superimposed over the theoretical calculated curve. Similarly, the measured normal mode rejection of the LTC2481 for the 50Hz rejection mode and 50Hz/60Hz rejection mode are shown in Figures 36 and 37.

As a result of these remarkable normal mode specifications, minimal (if any) antialias filtering is required in front of the LTC2481. If passive RC components are placed in front of the LTC2481, the input dynamic current should be considered (see Input Current section). In this case, the differential input current cancellation feature of the LTC2481 allows external RC networks without significant degradation in DC performance.




Figure 33. Input Normal Mode Rejection at DC

Traditional high order delta-sigma modulators, while providing very good linearity and resolution, suffer from potential instabilities at large input signal levels. The proprietary architecture used for the LTC2481 third order modulator resolves this problem and guarantees a predictable stable behavior at input signal levels of up to 150% of full-scale. In many industrial applications, it is not uncommon to have to measure microvolt level signals superimposed on volt level perturbations and the LTC2481 is eminently suited for such tasks. When the perturbation is differential, the specification of interest is the normal mode rejection for large input signal levels. With a reference voltage V<sub>RFF</sub> = 5V, the LTC2481 has a full-scale differential input range of 5V peak-to-peak. Figures 38 and 39 show measurement results for the LTC2481 normal mode rejection ratio with a 7.5V peak-to-peak (150% of full scale) input signal superimposed over the more traditional normal mode rejection ratio results obtained with a 5V peak-to-peak (full-scale) input signal. In Figure 38, the LTC2481 uses the internal oscillator with the notch set at 60Hz and in Figure 39 it uses the internal oscillator with the notch set at 50Hz. It is clear that the LTC2481 rejection performance is maintained with no compromises in this extreme situation. When operating with large input signal levels, the user must observe that such signals do not violate the device absolute maximum ratings.




Figure 34. Input Normal Mode Rejection at  $f_s = 256f_N$ 

LINEAR TECHNOLOGY




Figure 35. Input Normal Mode Rejection vs Input Frequency with Input Perturbation of 100% Full-Scale (60Hz Notch)




Figure 36. Input Normal Mode Rejection vs Input Frequency with Input Perturbation of 100% Full-Scale (50Hz Notch)




Figure 37. Input Normal Mode Rejection vs Input Frequency with Input Perturbation of 100% Full-Scale (50Hz/60Hz Mode)




Figure 38. Measured Input Normal Mode Rejection vs Input Frequency with Input Perturbation of 150% Full-Scale (60Hz Notch)




Figure 39. Measured Input Normal Mode Rejection vs Input Frequency with Input Perturbation of 150% Full-Scale (50Hz Notch)






Figure 40. Input Normal Mode Rejection 2x Speed Mode




Figure 42. Input Normal Mode Rejection vs Input Frequency, 2x Speed Mode and 50Hz/60Hz Mode




Figure 41. Input Normal Mode Rejection 2x Speed Mode




Figure 43. Input Normal Mode Rejection 2x Speed Mode




Figure 44. Calibration Setup

LINEAR

Using the 2x speed mode of the LTC2481, the device bypasses the digital offset calibration operation to double the output data rate. The superior normal mode rejection is maintained as shown in Figures 31 and 32. However, the magnified details near DC and  $f_S = 256f_N$  are different, see Figures 40 and 41. In 2x speed mode, the bandwidth is 11.4Hz for the 50Hz rejection mode, 13.6Hz for the 60Hz rejection mode and 12.4Hz for the 50Hz/60Hz rejection mode. Typical measured values of the normal mode rejection of the LTC2481 operating with the internal oscillator and 2x speed mode is shown in Figure 42.

When the LTC2481 is configured in 2x speed mode, by performing a running average, a SINC<sup>1</sup> notch is combined with the SINC<sup>4</sup> digital filter, yielding the normal mode rejection identical as that for the 1x speed mode. The averaging operation still keeps the output rate with the following algorithm:

Result 1 = average (sample 0, sample 1)

Result 2 = average (sample 1, sample 2)

. . . . . .

Result n = average (sample n - 1, sample n)

The main advantage of the running average is that it achieves simultaneous 50Hz/60Hz rejection at twice the effective output rate, as shown in Figure 43. The raw output data provides a better than 70dB rejection over 48Hz to 62.4Hz, which covers both 50Hz ±2% and 60Hz ±2%. With running average on, the rejection is better than 87dB for both 50Hz ±2% and 60Hz ±2%.

# Complete Thermocouple Measurement System with Cold Junction Compensation

The LTC2481 is ideal for direct digitization of thermocouples and other low voltage output sensors. The input has a typical offset error of 500nV ( $2.5\mu V$  max) offset drift of  $10nV/^{\circ}C$  and a noise level of  $600nV_{RMS}$ . The input span may be optimized for various sensors by setting the gain of the PGA. Using an external 5V reference with a PGA gain of 64 gives a  $\pm 78mV$  input range—perfect for thermocouples.

Figure 45 (page 39 of this data sheet) is a complete type K thermocouple meter. The only signal conditioning is a simple surge protection network. In any thermocouple meter, the cold junction temperature sensor must be at the same temperature as the junction between the thermocouple materials and the copper printed circuit board traces. The tiny LTC2481 can be tucked neatly underneath an Omega MPJ-K-F thermocouple socket ensuring close thermal coupling.

The LTC2481's 1.4mV/°C PTAT circuit measures the cold junction temperature. Once the thermocouple voltage and cold junction temperature are known, there are many ways of calculating the thermocouple temperature including a straight-line approximation, lookup tables or a polynomial curve fit. Calibration is performed by applying an accurate 500mV to the ADC input derived from an LT®1236 reference and measuring the local temperature with an accurate thermometer as shown in Figure 44. In calibration mode, the up and down buttons are used to adjust the local temperature reading until it matches an accurate thermometer. Both the voltage and temperature calibration are easily automated.

The complete microcontroller code for this application is available on the LTC2481 product webpage at:

http://www.linear.com

It can be used as a template for may different instruments and it illustrates how to generate calibration coefficients for the onboard temperature sensor. Extensive comments detail the operation of the program. The read\_LTC2481() function controls the operation of the LTC2481 and is listed below for reference.



```
LTC248X.h
Processor setup and
Lots of useful defines for configuring the LTC2481 and LTC2485.
#include <16F73.h>
                                                    // Device
#use delay(clock=6000000)
                                                    // 6MHz clock
//#fuses NOWDT, HS, PUT, NOPROTECT, NOBROWNOUT
                                                    // Configuration fuses
\#rom\ 0x2007 = \{0x3F3A\}\ //\ Equivalent\ and\ more\ reliable\ fuse\ config.
#use I2C(master, sda=PIN C5, scl=PIN C3, SLOW)// Set up i2c port
                                                 // Various defines
#include "PCM73A.h"
#include "lcd.c"
                                                 // LCD driver functions
// Useful defines for the LTC2481 and LTC2485 - OR them together to make the
// 8 bit config word.
#define READ
                  0x01
                                  // bitwise OR with address for read or write
#define WRITE
                  0x00
#define LTC248XADDR 0b01001000
                                  // The one and only LTC248X in this circuit,
                                  // with both address lines floating.
// Select gain - 1 to 256 (also depends on speed setting)
                             // G = 1
#define GAIN1 0b00000000
                                         (SPD = 0), G = 1
                             // G = 4
                                         (SPD = 0), G = 2
#define GAIN2
               0b00100000
                                                              (SPD = 1)
                             // G = 8
#define GAIN3
              0b01000000
                                         (SPD = 0), G = 4
                                                              (SPD = 1)
                             // G = 16
                                        (SPD = 0), G = 8
#define GAIN4 0b01100000
                                                              (SPD = 1)
                             // G = 32
#define GAIN5 0b1000000
                                        (SPD = 0), G = 16
#define GAIN6 0b10100000
                             // G = 64 (SPD = 0), G = 32
                                                             (SPD = 1)
#define GAIN7 0b11000000
                             // G = 128 (SPD = 0), G = 64
                                                             (SPD = 1)
#define GAIN8 0b11100000
                             // G = 256 (SPD = 0), G = 128 (SPD = 1)
// Select ADC source - differential input or PTAT circuit
               0b00000000
#define VIN
#define PTAT
               0b00001000
// Select rejection frequency - 50, 55, or 60Hz
#define R50
               0b00000010
#define R55
               0b00000000
#define R60
               0b00000100
// Speed settings is bit 7 in the 2nd byte
               0b00000000 // slow output rate with autozero 0b00000001 // fast output rate with no autozero
#define SLOW
#define FAST
```



```
LTC2481.c
Basic voltmeter test program for LTC2481
Reads LTC2481 input at gain = 1, 1X speed mode, converts to volts,
and prints voltage to a 2 line by 16 character LCD display.
Mark Thoren
Linear Technology Corporation
June 23, 2005
Written for CCS PCM compiler, Version 3.182
#include "LTC248X.h"
This is the function that actually does all the work of talking to the LTC2481.
Arguments: addr - device address
           config - configuration bits for next conversion
           zero if conversion is in progress,
Returns:
           32 bit signed integer with lower 8 bits clear, 24 bit LTC2481
           output word in the upper 24 bits. Data is left-justified for
           compatibility with the 24 bit LTC2485.
the i2c xxxx() functions do the following:
void i2c start(void): generate an i2c start or repeat start condition
void i2c stop(void): generate an i2c stop condition
char i2c read(boolean): return 8 bit i2c data while generating an ack or nack
boolean 12c write(): send 8 bit i2c data and return ack or nack from slave device
These functions are very compiler specific, and can use either a hardware i2c
port or software emulation of an i2c port. This example uses software emulation.
A good starting point when porting to other processors is to write your own
i2c functions. Note that each processor has its own way of configuring
the i2c port, and different compilers may or may not have built-in functions
for the i2c port.
When in doubt, you can always write a "bit bang" function for troubleshooting purposes.
The "fourbytes" structure allows byte access to the 32 bit return value:
struct fourbytes // Define structure of four consecutive bytes
                 // To allow byte access to a 32 bit int or float.
   int8 te0;
  int8 tel;
                 // The make32() function in this compiler will
                 // also work, but a union of 4 bytes and a 32 bit int
   int8 te2;
   int8 te3;
                 // is probably more portable.
Also note that the lower 4 bits are the configuration word from the previous conversion.
```



```
*****************
signed int32 read LTC2481(char addr, char config)
   {
                    // Define structure of four consecutive bytes
   struct fourbytes
                     ^{\prime\prime} To allow byte access to a 32 bit int or float.
                     //
      int8 te0;
      int8 tel;
                    // The make32() function in this compiler will
      int8 te2;
                    // also work, but a union of 4 bytes and a 32 bit int
                    // is probably more portable.
  union
                                 // adc_code.bits32
                                                       all 32 bits
                                 // adc_code.by.te0
                                                       byte 0
                                 // adc_code.by.te1
// adc_code.by.te2
// adc_code.by.te3
      signed int32 bits32;
                                                       byte 1
      struct fourbytes by;
                                                       byte 2
                                                       byte 3
      } adc code;
// Start communication with LTC2481:
      i2c start();
      if(i2c write(addr | WRITE))// If no acknowledge, return zero
         i2c stop();
         return 0;
      i2c write (config);
      i2c start();
      i2c write(addr | READ);
      adc code.by.te3 = i2c read();
      adc code.by.te2 = i2c read();
      adc code.by.te1 = i2c read();
      adc\_code.by.te0 = 0;
      i2c_stop();
  return adc_code.bits32;
} // End of read_LTC2481()
Basic hardware initialization of controller and LCD, send Hello message to LCD
************************************
void initialize (void)
   // General initialization stuff.
   setup adc ports(NO ANALOGS);
   setup adc (ADC OFF);
   setup counters (RTCC INTERNAL, RTCC DIV 1);
   setup timer 1(T1 DISABLED);
   setup timer 2(T2 DISABLED, 0, 1);
// This is the important part - configuring the SPI port setup_spi(SPI_MASTER|SPI_L_TO_H|SPI_CLK_DIV_16|SPI_SS_DISABLED); // fast SPI clock
  CKP = 0; // Set up clock edges - clock idles low, data changes on
  {\tt CKE} = 1; // falling edges, valid on rising edges.
```




```
lcd init();
                                // Initialize LCD
   delay ms(6);
  printf(lcd putc, "Hello!");
                                // Obligatory hello message
   delay ms(5\overline{0}0);
                                // for half a second
   \} // \overline{E}nd of initialize()
*** main() **********************************
Main program initializes microcontroller registers, then reads the LTC2481
repeatedly
          *********************
void main()
  signed int32 x; // Integer result from LTC2481
                   // Variable for floating point math
  float voltage;
   int16 timeout;
                   // Hardware initialization
  initialize();
   while(1)
      delay ms(1);
                       // Pace the main loop to something more than 1 ms
// This is a basic error detection scheme. The LTC248X will never take more than
// 163.5ms, 149.9ms, or 136.5ms to complete a conversion in the 50Hz, 55Hz, and 60Hz
// rejection modes, respectively.
// If read LTC248X() does not return non-zero within this time period, something
// is wrong, such as an incorrect i2c address or bus conflict.
      if((x = read LTC2481(LTC248XADDR, GAIN1 | VIN | R55))) != 0)
         // No timeout, everything is okay
                                     // reset timer
// clear config bits so they don't affect math
        timeout = 0;
        x &= 0xFFFFFFC0;
                                     // Invert MSB, result is 2's complement
        x ^= 0x80000000;
        voltage = (float) x;
                                              // convert to float
         voltage = voltage * 5.0 / 2147483648.0;// Multiply by Vref, divide by 2^31
         lcd putc('\f');
                                               // Clear screen
                                               // Goto home position
         lcd gotoxy(1,1);
         printf(lcd putc, "V %01.4f", voltage); // Display voltage
      else
         ++timeout;
      if(timeout > 200)
                          // Prevent rollover
         timeout = 200;
         lcd gotoxy(1,1);
         printf(lcd putc, "ERROR - TIMEOUT");
         delay ms (5\overline{0}0);
      } // End of main loop
   } // End of main()
```




### PACKAGE DESCRIPTION

# $\begin{array}{c} \text{DD Package} \\ \text{10-Lead Plastic DFN (3mm} \times \text{3mm)} \end{array}$

(Reference LTC DWG # 05-08-1699 Rev B)





- NOTE:
- 1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WEED-2). CHECK THE LTC WEBSITE DATA SHEET FOR CURRENT STATUS OF VARIATION ASSIGNMENT
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

### **REVISION HISTORY**

REV	DATE	DESCRIPTION	PAGE NUMBER
Α	11/09	Update Tables 3 and 4	16
В	04/10	Added H-grade to Absolute Maximum Ratings, Order Information, Electrical Characteristics (Normal Speed), Converter Characteristics, Power Requirements, Timing Characteristics, and Typical Performance Characteristics	2-10
С	06/10	Revised Typical Application drawing Added text to I <sup>2</sup> C Interface section	1 12
D	09/14	Clarify Temperature Sensor Performance	1, 2
		Clarify Performance vs f <sub>0</sub> Frequency, reducing external oscillator max frequency to 1MHz	5, 8, 26, 28





### TYPICAL APPLICATION




Figure 45. Complete Type K Thermocouple Meter

### **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LT1236A-5	Precision Bandgap Reference, 5V	0.05% Max Initial Accuracy, 5ppm/°C Drift
LT1460	Micropower Series Reference	0.075% Max Initial Accuracy, 10ppm/°C Max Drift
LT1790	Micropower SOT-23 Low Dropout Reference Family	0.05% Max Initial Accuracy, 10ppm/°C Max Drift
LTC2400	24-Bit, No Latency ΔΣ ADC in SO-8	0.3ppm Noise, 4ppm INL, 10ppm Total Unadjusted Error, 200μA
LTC2410	24-Bit, No Latency $\Delta\Sigma$ ADC with Differential Inputs	0.8μV <sub>RMS</sub> Noise, 2ppm INL
LTC2411/LTC2411-1	24-Bit, No Latency $\Delta\Sigma$ ADCs with Differential Inputs in MSOP	1.45µV <sub>RMS</sub> Noise, 4ppm INL, Simultaneous 50Hz/60Hz Rejection (LTC2411-1)
LTC2413	24-Bit, No Latency $\Delta\Sigma$ ADC with Differential Inputs	Simultaneous 50Hz/60Hz Rejection, 800nV <sub>RMS</sub> Noise
LTC2415/LTC2415-1	24-Bit, No Latency ΔΣ ADCs with 15Hz Output Rate	Pin Compatible with the LTC2410
LTC2414/LTC2418	8-/16-Channel 24-Bit, No Latency ΔΣ ADCs	0.2ppm Noise, 2ppm INL, 3ppm Total Unadjusted Errors 200μA
LTC2440	High Speed, Low Noise 24-Bit $\Delta\Sigma$ ADC	3.5kHz Output Rate, 200nV Noise, 24.6 ENOBs
LTC2480	16-Bit $\Delta\Sigma$ ADC with Easy Drive Inputs, 600nV Noise, Programmable Gain, and Temperature Sensor	Pin Compatible with LTC2482/LTC2484
LTC2482	16-Bit $\Delta\Sigma$ ADC with Easy Drive Inputs	Pin Compatible with LTC2480/LTC2484
LTC2483	16-Bit $\Delta\Sigma$ ADC with Easy Drive Inputs, I <sup>2</sup> C Interface	Pin Compatible with LTC2481/LTC2483
LTC2484	24-Bit $\Delta\Sigma$ ADC with Easy Drive Inputs	Pin Compatible with LTC2480/LTC2482
LTC2485	24-Bit $\Delta\Sigma$ ADC with Easy Drive Inputs, I <sup>2</sup> C Interface and Temperature Sensor	Pin Compatible with LTC2481/LTC2483