

LTC1151

### Dual ±15V Zero-Drift Operational Amplifier

- Maximum Offset Voltage Drift: 0.05µV/°C
- High Voltage Operation: ±18V
- No External Components Required
- Maximum Offset Voltage: 5µV
- Uper Low Noise:  $1.5uV_{P-P}$  (0.1Hz to 10Hz)
- Minimum Voltage Gain: 125dB
- Minimum CMRR: 106dB
- Minimum PSRR: 110dB
- Low Supply Current: 0.9mA/Amplifier
- Single Supply Operation: 4.75V to 36V
- Input Common Mode Range Includes Ground
- Typical Overload Recovery Time: 20ms
- Available in 8-Lead N8 and 16-Lead SW Packages

### **APPLICATIONS**

- Strain Gauge Amplifiers
- Instrumentation Amplifiers
- Electronic Scales
- Medical Instrumentation
- Thermocouple Amplifiers
- **High Resolution Data Acquisition**

# **TYPICAL APPLICATION**

**FEATURES DESCRIPTIO <sup>U</sup>**

The LTC® 1151 is a high voltage, high performance dual zero-drift operational amplifier. The two sample-and-hold capacitors per amplifier required externally by other chopper amplifiers are integrated on-chip. The LTC1151 also incorporates proprietary high voltage CMOS structures which allow operation at up to 36V total supply voltage.

The LTC1151 has a typical offset voltage of 0.5µV, drift of 0.01µV/°C, 0.1Hz to 10Hz input noise voltage of  $1.5\mu V_{\text{P-P}}$ , and a typical voltage gain of 140dB. It has a slew rate of  $3V/\mu s$  and a gain-bandwidth product of 2.5MHz with a supply current of 0.9mA per amplifier. Overload recovery times from positive and negative saturation are 3ms and 20ms, respectively.

The LTC1151 is available in a standard 8-lead plastic DIP package as well as a 16-lead wide body SO. The LTC1151 is pin compatible with industry-standard dual op amps and runs from standard  $\pm$ 15V supplies, allowing it to plug in to most standard bipolar op amp sockets while offering significant improvement in DC performance.

 $\overline{\mathcal{L}7}$ , LTC and LT are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.





# **ABSOLUTE MAXIMUM RATINGS**

**(Note 1)**

Total Supply Voltage (V+ to V–) ............................. 36V Input Voltage (Note 2) ..........  $(V^+ + 0.3V)$  to  $(V^- - 0.3V)$ Output Short Circuit Duration ......................... Indefinite Burn-In Voltage .. 36V Operating Temperature Range



# **PACKAGE/ORDER INFORMATION**



Consult LTC Marketing for parts specified with wider operating temperature ranges.

#### **ELECTRICAL C C HARA TERISTICS The** ● **denotes the specifications which apply over the full operating** temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>S</sub> = ±15V, unless otherwise specified.





### **ELECTRICAL C C HARA TERISTICS The** ● **denotes the specifications which apply over the full operating**

temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>S</sub> = ±15V, unless otherwise specified.



#### The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^\circ C$ . V<sub>S</sub> **= 5V, unless otherwise specified.**



**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: Connecting any terminal to voltages greater than V<sup>+</sup> or less than V<sup>-</sup> may cause destructive latch-up. It is recommended that no sources operating from external supplies be applied prior to power-up of the LTC1151.

**Note 3:** These parameters are guaranteed by design. Thermocouple effects preclude measurement of these voltage levels in high speed automatic test systems.  $V_{OS}$  is measured to a limit determined by test equipment capability.

**Note 4:** Current Noise is calculated from the formula:

$$
I_N = \sqrt{(2q \cdot I_b)}
$$
  
where  $q = 1.6 \times 10^{-19}$  Coulomb.





## **C C HARA TERISTICS <sup>U</sup> <sup>W</sup> TYPICAL PERFOR A CE**







### **TYPICAL PERFORMANCE CHARACTERISTICS**



**Small-Signal Transient Response**



#### **Large-Signal Transient Response**



#### **Negative Overload Recovery**



NOTE: POSITIVE OVERLOAD RECOVERY IS TYPICALLY 3ms.



1151fa

## **TEST CIRCUITS**

### **Offset Voltage Test Circuit**









1151fa

# **U A S O PPLICATI W U U I FOR ATIO**

### **ACHIEVING PICOAMPERE/MICROVOLT PERFORMANCE**

### **Picoamperes**

In order to realize the picoampere level of accuracy of the LTC1151 proper care must be exercised. Leakage currents in circuitry external to the amplifier can significantly degrade performance. High quality insulation should be used (e.g., Teflon); cleaning of all insulating surfaces to remove fluxes and other residues will probably be necessary, particularly for high temperature performance. Surface coating may be necessary to provide a moisture barrier in high humidity environments.

Board leakage can be minimized by encircling the input connections with a guard ring operated at a potential close to that of the inputs: in inverting configurations the guard ring should be tied to ground; in noninverting connections to the inverting input. Guarding both sides of the printed circuit board is required. Bulk leakage reduction depends on the guard ring width.

### **Microvolts**

Thermocouple effects must be considered if the LTC1151's ultra low drift is to be fully utilized. Any connection of dissimilar metals forms a thermoelectric junction producing an electric potential which varies with temperature (Seebeck effect). As temperature sensors, thermocouples exploit this phenomenon to produce useful information. In low drift amplifier circuits the effect is a primary source of error.

Connectors, switches, relay contacts, sockets, resistors, solder, and even copper wire are all candidates for thermal EMF generation. Junctions of copper wire from different manufacturers can generate thermal EMFs of 200nV/°C; four times the maximum drift specification of the LTC1151.

Minimizing thermal EMF-induced errors is possible if judicious attention is given to circuit board layout and component selection. It is good practice to minimize the number of junctions in the amplifier's input signal path. Avoid connectors, sockets, switches and relays where possible. In instances where this is not possible, attempt to balance the number and type of junctions so that differential cancellation occurs. Doing this may involve deliberately introducing junctions to offset unavoidable junctions.

Figure 1 is an example of the introduction of an unnecessary resistor to promote differential thermal balance. Maintaining compensating junctions in close physical proximity will keep them at the same temperature and reduce thermal EMF errors.

When connectors, switches, relays and/or sockets are necessary they should be selected for low thermal EMF activity. The same techniques of thermally balancing and coupling the matching junctions are effective in reducing the thermal EMF errors of these components.



# **U A S O PPLICATI W U U I FOR ATIO**

Resistors are another source of thermal EMF errors. Table 1 shows the thermal EMF generated for different resistors. The temperature gradient across the resistor is important, not the ambient temperature. There are two junctions formed at each end of the resistor and if these junctions are at the same temperature, their thermal EMFs will cancel each other. The thermal EMF numbers are approximate and vary with resistor value. High values give higher thermal EMF.

#### **Table 1. Resistor Thermal EMF**



### **PACKAGE-INDUCED OFFSET VOLTAGE**

Package-induced thermal EMF effects are another important source of errors. They arise at the junctions formed when wire or printed circuit traces contact a package lead. Like all the previously mentioned thermal EMF effects, they are outside the LTC1151's offset nulling loop and cannot be cancelled. The input offset voltage specification of the LTC1151 is actually set by the package-induced warm-up drift rather than by the circuit itself. The thermal time constant ranges from 0.5 to 3 minutes, depending on package type.

### **ALIASING**

Like all sampled data systems, the LTC1151 exhibits aliasing behavior at input frequencies near the sampling frequency. The LTC1151 includes a high frequency correction loop which minimizes this effect. As a result, aliasing is not a problem for many applications.

For a complete discussion of the correction circuitry and aliasing behavior, please refer to the LTC1051/LTC1053 data sheet.

### **LOW SUPPLY OPERATION**

The minimum supply for proper operation of the LTC1151 is typically 4.0V  $(\pm 2.0V)$ . In single supply applications, PSRR is guaranteed down to 4.7V  $(\pm 2.35V)$  to ensure proper operation at minimum TTL supply voltage of 4.75V.



**Figure 1. Extra Resistors Cancel Thermal EMF**



1151fa

### **U A S O TYPICAL PPLICATI**

**High Voltage Instrumentation Amplifier**





### **U PACKAGE DESCRIPTIO**

**N8 Package 8-Lead PDIP (Narrow .300 Inch)** (Reference LTC DWG # 05-08-1510)



NOTE:<br>1. DIMENSIONS ARE MILLIMETERS

\*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)



### **U PACKAGE DESCRIPTIO**



**SW Package 16-Lead Plastic Small Outline (Wide .300 Inch)** (Reference LTC DWG # 05-08-1620)

3. PIN 1 IDENT, NOTCH ON TOP AND CAVITIES ON THE BOTTOM OF PACKAGES ARE THE MANUFACTURING OPTIONS.

4. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm)



1151fa

THE PART MAY BE SUPPLIED WITH OR WITHOUT ANY OF THE OPTIONS

## **U A S O TYPICAL PPLICATI**



#### **Bridge Amplifier with Active Common-Mode Suppression**

## **RELATED PARTS**



