

- Wide Input Frequency Range: 0.8GHz to 2.5GHz^{*}
- **Broadband LO and IF Operation**
- **High Input IP3: +17.6dBm at 1900MHz**
- **Typical Conversion Gain: –1.9dB at 1900MHz**
- **High LO-RF and LO-IF Isolation**
- **SSB Noise Figure: 15.1dB at 1900MHz**
- **Single-Ended 50**Ω **RF and LO Interface**
- **Integrated LO Buffer: –5dBm Drive Level**
- Low Supply Current: 28mA Typ
- Enable Function
- Single 5V Supply
- 16-Lead QFN (4mm \times 4mm) Package

APPLICATIONS

- Point-to-Point Data Communication Systems
- Wireless Infrastructure
- High Performance Radios
- High Linearity Receiver Applications

TYPICAL APPLICATION

High Linearity, Low Power Downconverting Mixer

DESCRIPTIO ^U FEATURES

The LT®5525 is a low power broadband mixer optimized for high linearity applications such as point-to-point data transmission, high performance radios and wireless infrastructure systems. The device includes an internally 50Ω matched high speed LO amplifier driving a double-balanced active mixer core. An integrated RF buffer amplifier provides excellent LO-RF isolation. The RF input balun and all associated 50 Ω matching components are integrated. The IF ports can be easily matched across a broad range of frequencies for use in a wide variety of applications.

The LT5525 offers a high performance alternative to passive mixers. Unlike passive mixers, which require high LO drive levels, the LT5525 operates at significantly lower LO input levels and is much less sensitive to LO power level variations.

 $\overline{\mathcal{A}}$, LTC and LT are registered trademarks of Linear Technology Corporation. *Operation over a wider frequency range is achievable with reduced performance. Consult factory for more information.

IF Output Power and IM3 vs RF Input Power (Two Input Tones)

1

ABSOLUTE MAXIMUM RATINGS ^W ^W ^W ^U PACKAGE/ORDER INFORMATION ^U ^W ^U

Consult LTC Marketing for parts specified with wider operating temperature ranges.

DC ELECTRICAL CHARACTERISTICS

VCC = 5V, EN = 3V, TA = 25°**C (Note 3), unless otherwise noted. Test circuit shown in Figure 1.**

AC ELECTRICAL CHARACTERISTICS (Notes 2, 3)

V_{CC} = 5V, EN = 3V, T_A = 25°C. Test circuit shown in Figure 1. (Notes 2, 3)

AC ELECTRICAL CHARACTERISTICS V_{CC} = 5V, EN = 3V, T_A = 25°C, P_{RF} = –15dBm (–15dBm/tone for 2-tone

IIP3 tests, ∆f = 1MHz), f_{LO} = f_{RF} − 140MHz, P_{LO} = −5dBm, IF output measured at 140MHz, unless otherwise noted. Test circuit shown **in Figure 1. (Notes 2, 3)**

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: The performance is measured with the test circuit shown in Figure 1. For 900MHz measurements, C1 = 3.9pF. For all other measurements, C1 is not used.

Note 3: Specifications over the –40°C to 85°C temperature range are assured by design, characterization and correlation with statistical process controls.

Note 4: Operation over a wider frequency range is possible with reduced performance. Consult the factory for information and assistance.

Note 5: Turn-on and turn-off times correspond to a change in the output level of 40dB.

Note 6: The part is operable below 3.6V with reduced performance.

W U TYPICAL AC PERFOR A CE CHARACTERISTICS VCC = 5V, EN = 3V, TA = 25°**C, fRF = 1900MHz,**

P_{RF} = –15dBm (–15dBm/tone for 2-tone IIP3 tests, ∆f = 1MHz), f_{LO} = f_{RF} – 140MHz, P_{LO} = –5dBm, IF output measured at 140MHz, **unless otherwise noted. Test circuit shown in Figure 1.**

5525f

5525 G09

25°C -85° C

5525 G03

5525 G06

www.datasheetall.com

W U TYPICAL AC PERFOR A CE CHARACTERISTICS VCC = 5V, EN = 3V, TA = 25°**C, fRF = 1900MHz,**

P_{RF} = –15dBm (–15dBm/tone for 2-tone IIP3 tests, ∆f = 1MHz), f_{LO} = f_{RF} – 140MHz, P_{LO} = –5dBm, IF output measured at 140MHz, **unless otherwise noted. Test circuit shown in Figure 1.**

TYPICAL DC PERFORMANCE CHARACTERISTICS Test circuit shown in Figure 1.

PIN FUNCTIONS

NC (Pins 1, 4, 8, 13, 16): Not Connected Internally. These pins should be grounded on the circuit board for improved LO-to-RF and LO-to-IF isolation.

RF+, RF– (Pins 2, 3): Differential Inputs for the RF Signal. One RF input pin may be DC connected to a low impedance ground to realize a 50 Ω single-ended input at the other RF pin. No external matching components are required. A DC voltage should not be applied across these pins, as they are internally connected through a transformer winding.

EN (Pin 5): Enable Pin. When the input voltage is higher than 3V, the mixer circuits supplied through Pins 6, 7, 10 and 11 are enabled. When the input voltage is less than 0.3V, all circuits are disabled. Typical enable pin input current is $55\mu A$ for EN = 5V and 0.1 μA when EN = 0V.

V_{CC1} (Pin 6): Power Supply Pin for the LO Buffer Circuits. Typical current consumption is 11mA. This pin should be externally connected to the other V_{CC} pins and decoupled with 1μ F and 0.01μ F capacitors.

V_{CC2} (Pin 7): Power Supply Pin for the Bias Circuits. Typical current consumption is 2.5mA. This pin should be externally connected to the other V_{CC} pins and decoupled with 1μ F and 0.01μ F capacitors.

GND (Pins 9, 12): Ground. These pins are internally connected to the Exposed Pad for better isolation. They should be connected to ground on the circuit board, though they are not intended to replace the primary grounding through the Exposed Pad of the package.

IF– and IF+ (Pins 10, 11): Differential Outputs for the IF Signal. An impedance transformation may be required to match the outputs. These pins must be connected to V_{CC} through impedance matching inductors, RF chokes or a transformer center-tap.

LO–, LO+ (Pins 14, 15): Differential Inputs for the Local Oscillator Signal. The LO input is internally matched to 50Ω. The LO can be driven with a single-ended source through either LO input pin, with the other LO input pin connected to ground. There is an internal DC resistance across these pins of approximately 480Ω. Thus, a DC blocking capacitor should be used if the signal source has a DC voltage present.

Exposed Pad (Pin 17): Circuit Ground Return for the Entire IC. This must be soldered to the printed circuit board ground plane.

BLOCK DIAGRAM

TEST CIRCUITS

REF DES	VALUE	SIZE	PART NUMBER	
C1		0402	Frequency Dependent	
C ₂	$0.01 \mu F$	0402	AVX 04023C103JAT	
C3	1.2pF	0402	AVX 04025A1R2BAT	
C4	100pF	0402	AVX 04025A101JAT	
C ₈	1µF	0603	Taiyo Yuden LMK107BJ105MA	
L2, L3	150 _n H	1608	Toko LL1608-FSR15J	
T ₂	4:1	SM-22	M/A-COM ETC4-1-2	

Figure 1. Test Schematic

APPLICATIONS INFORMATION

The LT5525 consists of a double-balanced mixer, RF balun, RF buffer amplifier, high speed limiting LO buffer and bias/enable circuits. The IC has been optimized for downconverter applications with RF input signals from 0.8GHz to 2.5GHz and LO signals from 500MHz to 3GHz. With proper matching, the IF output can be operated at frequencies from 0.1MHz to 1GHz. Operation over a wider frequency range is possible, though with reduced performance.

The RF, LO and IF ports are all differential, though the RF and LO ports are internally matched to 50Ω for singleended drive. The LT5525 is characterized and production tested using single-ended RF and LO inputs. Low side or high side LO injection can be used.

RF Input Port

The mixer's RF input, shown in Figure 2, consists of an integrated balun and a high linearity differential amplifier. The primary terminals of the balun are connected to the RF+ and RF– pins (Pins 2 and 3, respectively). The secondary side of the balun is internally connected to the amplifier's differential inputs.

For single-ended operation, the RF+ pin is grounded and the RF– pin becomes the RF input. It is also possible to ground the RF– pin and drive the RF+ pin, if desired. If the RF source has a DC voltage present, then a coupling capacitor must be used in series with the RF input pin. Otherwise, excessive DC current could damage the primary winding of the balun.

7

Figure 2. RF Input Schematic

As shown in Figure 3, the RF input return loss with no external matching is greater than 12dB from 1.3GHz to 2.3GHz. The RF input match can be shifted down to 800MHz by adding a series 3.9pF capacitor at the RF input. A series 1.2nH inductor can be added to shift the match up to 2.5GHz. Measured return losses with these external components are also shown in Figure 3.

Figure 3. RF Input Return Loss Without and with External Matching Components

Figure 4 illustrates the typical conversion gain, IIP3 and NF performance of the LT5525 when the RF input match is shifted lower in frequency using an external series 3.9pF capacitor on the RF input.

RF input impedance and reflection coefficient (S11) versus frequency are shown in Table 1. The listed data is referenced to the RF– pin with the RF+ pin grounded (no external matching). This information can be used to simulate board-level interfacing to an input filter, or to design a broadband input matching network.

Figure 4. Typical Gain, IIP3 and NF with Series 3.9pF Matching Capacitor

A broadband RF input match can be easily realized by using both the series capacitor and series inductor as shown in Figure 5. This network provides good return loss at both lower and higher frequencies simultaneously, while maintaining good mid-band return loss. The broadband return loss is plotted in Figure 6. The return loss is better than 12dB from 700MHz to 2.6GHz using the element values of Figure 5.

LO Input Port

The LO buffer amplifier consists of high speed limiting differential amplifiers designed to drive the mixer core for high linearity. The $LO⁺$ and $LO⁻$ pins are designed for

Figure 5. Wideband RF Input Matching

Figure 6. RF Input Return Loss Using Wideband Matching Network

single-ended drive, though differential drive can be used if desired. The LO input is internally matched to 50Ω. A simplified schematic for the LO input is shown in Figure 7. Measured return loss is shown in Figure 8.

If the LO source has a DC voltage present, then a coupling capacitor should be used in series with the LO input pin due to the internal resistive match.

Figure 7. LO Input Schematic

Figure 8. LO Input Return Loss

The LO port input impedance and reflection coefficient (S11) versus frequency are shown in Table 2. The listed data is referenced to the $LO⁺$ pin with the $LO⁻$ pin grounded.

Table 2. Single-Ended LO Input Impedance

INPUT	REFLECTION COEFFICIENT					
IMPEDANCE	MAG	ANGLE				
$93.1 - j121$	0.686	-30				
$55.8 - j54$	0.457	-57				
$47.7 - j28$	0.276	-79				
$42.3 - j14$	0.171	-110				
$38.5 - j9.3$	0.166	-135				
$35.8 - j7.8$	0.187	-146				
$34.8 - j7.8$	0.281	-148				
$34.2 - j8.7$	0.214	-149				

IF Output Port

A simplified schematic of the IF output circuit is shown in Figure 9. The output pins, IF⁺ and IF⁻, are internally connected to the collectors of the mixer switching transistors. Both pins must be biased at the supply voltage, which can be applied through the center-tap of a transformer or

Figure 9. IF Output with External Matching

through impedance-matching inductors. Each IF pin draws about 7.5mA of supply current (15mA total). For optimum single-ended performance, these differential outputs must be combined externally through an IF transformer or balun.

An equivalent small-signal model for the output is shown in Figure 10. The output impedance can be modeled as a 574Ω resistor (R_{IF}) in parallel with a 0.7pF capacitor. For most applications, the bond-wire inductance (0.7nH per side) can be ignored.

The external components, C3, L2 and L3 form an impedance transformation network to match the mixer output impedance to the input impedance of transformer T2. The values for these components can be estimated using the equations below, along with the impedance values listed in Table 3. As an example, at an IF frequency of 140MHz and $R_1 = 200\Omega$ (using a 4:1 transformer for T2 with an external 50Ω load),

 $n = R_{IF}/R_1 = 574/200 = 2.87$ $Q = \sqrt{(n-1)} = 1.368$ $X_C = R_{IF}/Q = 420\Omega$ $C = 1/(\omega \cdot X_C) = 2.71pF$ $C3 = C - C_{IF} = 2.01pF$ $X_L = R_L \cdot Q = 274\Omega$ $L2 = L3 = X_1/2\omega = 156nH$

Low Cost Output Match

For low cost applications in which the required fractional bandwidth of the IF output is less than 25%, it may be possible to replace the output transformer with a lumped-

Figure 10. IF Output Small Signal Model

element network. This circuit is shown in Figure 11, where L11, L12, C11 and C12 form a narrowband bridge balun. These element values are selected to realize a 180° phase shift at the desired IF frequency, and can be estimated using the equations below. In this case, the load resistance, R_1 , is 50 Ω .

$$
L11 = L12 = \frac{\sqrt{R_{IF} \cdot R_L}}{\omega}
$$

$$
C11 = C12 = \frac{1}{\omega \sqrt{R_{IF} \cdot R_L}}
$$

Inductor L13 or L14 provides a DC path between V_{CC} and the IF⁺ pin. Only one of these inductors is required. Low cost multilayer chip inductors are adequate for L11, L12 and L13. If L14 is used instead of L13, a larger value is usually required, which may require the use of a wirewound inductor. Capacitor C13 is a DC block which can also be used to adjust the impedance match. Capacitor C14 is a bypass capacitor.

Figure 11. Narrowband Bridge IF Balun

Actual component values for IF frequencies of 240MHz, 360MHz and 450MHz are listed in Table 4. Typical IF port return loss for these examples is shown in Figure 12.

Conversion gain and IIP3 performance with an RF frequency of 1900MHz are plotted vs IF frequency in Figure 13. These results show that the usable IF bandwidth for the lumped element balun is greater than 60MHz, assuming tight tolerance matching components. Contact the factory for applications assistance with this circuit.

Figure 12. Typical IF Return Loss Performance with 240MHz, 360MHz and 450MHz Lumped Element Baluns

Figure 13. Typical Gain and IIP3 vs IF Frequency with 240MHz, 360MHz and 450MHz Lumped Element Baluns

Baluns and IF Frequencies of 240MHz, 360MHz and 450MHz

TYPICAL APPLICATIONS

Evaluation Board Layouts

Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights. 11

U PACKAGE DESCRIPTIO

ON THE TOP AND BOTTOM OF PACKAGE

UF Package

3. ALL DIMENSIONS ARE IN MILLIMETERS 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE

RELATED PARTS

5525f © LINEAR TECHNOLOGY CORPORATION 2004