

FEATURES

- **70MHz Gain Bandwidth**
- **1000V/**µ**s Slew Rate**
- **7.5mA Maximum Supply Current per Amplifier**
- Unity-Gain Stable
- C-Load[™] Op Amp Drives All Capacitive Loads
- 9nV/ \sqrt{Hz} Input Noise Voltage
- 1.5mV Maximum Input Offset Voltage
- 2µA Maximum Input Bias Current
- 350nA Maximum Input Offset Current
- 50mA Minimum Output Current
- \blacksquare ±7.5V Minimum Output Swing into 150 Ω
- \blacksquare 4.5V/mV Minimum DC Gain, $R_1 = 1k$
- 50ns Settling Time to 0.1%, 10V Step
- 0.06% Differential Gain, A_V=2, R_L=150Ω
- 0.04° Differential Phase, A_V=2, R_I =150Ω
- Specified at $\pm 2.5V$, $\pm 5V$, and $\pm 15V$

APPLICATIONS

- Wideband Amplifiers
- Buffers
- Active Filters
- Video and RF Amplification
- Cable Drivers
- Data Acquisition Systems

TYPICAL APPLICATIO U

Dual 70MHz, 1000V/µs Op Amps

LT1364

DESCRIPTION

The LT1364/LT1365 are dual and quad high speed operational amplifiers with outstanding AC and DC performance. The amplifiers feature much lower supply current and higher slew rate than devices with comparable bandwidth. The circuit topology is a voltage feedback amplifier with matched high impedance inputs and the slewing performance of a current feedback amplifier. The high slew rate and single stage design provide excellent settling characteristics which make the circuit an ideal choice for data acquisition systems. Each output drives a 150 Ω load to \pm 7.5V with \pm 15V supplies and to \pm 3.4V on \pm 5V supplies. The amplifiers are stable with any capacitive load making them useful in buffer or cable driving applications.

The LT1364/LT1365 are members of a family of fast, high performance amplifiers using this unique topology and employing Linear Technology Corporation's advanced bipolar complementary processing. For a single amplifier version of the LT1364/LT1365 see the LT1363 data sheet. For 50MHz devices with 4mA supply currents see the LT1360 through LT1362 data sheets. For lower supply current amplifiers see the LT1354 to LT1359 data sheets. Singles, duals, and quads of each amplifier are available.

C-Load is a trademark of Linear Technology Corporation \sqrt{J} , LTC and LT are registered trademarks of Linear Technology Corporation.

AV = –1 Large-Signal Response

1364/1365 TA02

1

ABSOLUTE MAXIMUM RATINGS W W W U (Note 1)

Operating Temperature Range (Note 8) ...–40°C to 85°C Specified Temperature Range (Note 9)–40°C to 85°C Maximum Junction Temperature (See Below)

Plastic Package .. 150°C Storage Temperature Range–65°C to 150°C Lead Temperature (Soldering, 10 sec).................. 300°C

PACKAGE/ORDER INFORMATION

Consult factory for Industrial and Military grade parts.

ELECTRICAL CHARACTERISTICS $T_A = 25^\circ \text{C}$, $V_{CM} = 0$ V unless otherwise noted.

ELECTRICAL CHARACTERISTICS $T_A = 25^\circ \text{C}$, $V_{\text{CM}} = 0$ V unless otherwise noted.

ELECTRICAL CHARACTERISTICS

The ● **denotes the specifications which apply over the temperature range 0**°**C** ≤ **TA** ≤ **70**°**C, VCM = 0V unless otherwise noted.**

The ● **denotes the specifications which apply over the temperature range –40**°**C** ≤ **TA** ≤ **85**°**C, VCM = 0V unless otherwise noted. (Note 9)**

ELECTRICAL CHARACTERISTICS The ● **denotes the specifications which apply over the temperature range**

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: Differential inputs of \pm 10V are appropriate for transient operation only, such as during slewing. Large, sustained differential inputs will cause excessive power dissipation and may damage the part. See Input Considerations in the Applications Information section of this data sheet for more details.

Note 3: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.

Note 4: Input offset voltage is pulse tested and is exclusive of warm-up drift. **Note 5:** Slew rate is measured between ±10V on the output with ±6V input for \pm 15V supplies and \pm 1V on the output with \pm 1.75V input for \pm 5V supplies. **Note 6:** Full power bandwidth is calculated from the slew rate measurement: FPBW = $\text{SR}/2\pi V_P$.

Note 7: This parameter is not 100% tested.

Note 8: The LT1364C/LT1365C are guaranteed functional over the operating temperature range of –40°C to 85°C.

Note 9: The LT1364C/LT1365C are guaranteed to meet specified performance from 0°C to 70°C. The LT1364C/LT1365C are designed, characterized and expected to meet specified performance from –40°C to 85°C, but are not tested or QA sampled at these temperatures. For guaranteed I-grade parts, consult the factory.

TYPICAL PERFORMANCE CHARACTERISTICS W U

Input Common Mode Range vs Supply Voltage SUPPLY VOLTAGE (±V) V $\sum_{i=1}^{n}$
 $\sum_{i=1}^{n}$ 0.5 1.0 1.5 V^+ -1.0 –0.5 –2.0 –1.5 0 15 20 5 10 1364/1365 G02 T_A = 25°C ∆VOS < 1mV

Input Bias Current vs Input Common Mode Voltage

Undistorted Output Swing vs

Frequency (±**15V)**

2000 1800 1600 1400 $T_A = 25^{\circ}C$ $V_S = \pm 15V$ A $_{\rm V}$ = -1 $R_F = R_G = 1k$ $SR = \frac{SR^+ + SR^-}{2}$

Slew Rate vs Temperature Slew Rate vs Input Level

0

400 600

800

1200 1000

200

SLEW RATE (V/µS)

Undistorted Output Swing vs Frequency (±**5V)**

INPUT LEVEL (V_{P-P})

0 2 4 6 8 10 12 14 16 18 20

1364/1365 G24

Total Harmonic Distortion vs Frequency

FREQUENCY (Hz)

 $A_V =$

10M

 $A_V = -1$

1364/1365 G26

100k 1M

 $A_V = 1$, 1% MAX DISTORTION
 $A_V = -1$, 2% MAX DISTORTION $= -1, 2\%$ MAX DISTORTION

Differential Gain and Phase

 $V_S = \pm 15V$ $R_L = 1k$

 $\mathbf{0}$

5

30

25

15

20

10

OUTPUT VOLTAGE (VP-P)

OUTPUT VOLTAGE (V_{P-P)}

APPLICATIONS INFORMATION U W U U

Layout and Passive Components

The LT1364/LT1365 amplifiers are easy to use and tolerant of less than ideal layouts. For maximum performance (for example, fast 0.01% settling) use a ground plane, short lead lengths, and RF-quality bypass capacitors $(0.01\mu$ F to 0.1μ F). For high drive current applications use low ESR bypass capacitors (1µF to 10µF tantalum).

The parallel combination of the feedback resistor and gain setting resistor on the inverting input combine with the input capacitance to form a pole which can cause peaking or oscillations. If feedback resistors greater than $5k\Omega$ are used, a parallel capacitor of value

$C_F > R_G \times C_{IN}/R_F$

should be used to cancel the input pole and optimize dynamic performance. For unity-gain applications where a large feedback resistor is used, C_F should be greater than or equal to C_{IN} .

Input Considerations

Each of the LT1364/LT1365 inputs is the base of an NPN and a PNP transistor whose base currents are of opposite polarity and provide first-order bias current cancellation. Because of variation in the matching of NPN and PNP beta, the polarity of the input bias current can be positive or negative. The offset current does not depend on NPN/PNP beta matching and is well controlled. The use of balanced source resistance at each input is recommended for applications where DC accuracy must be maximized.

The inputs can withstand transient differential input voltages up to 10V without damage and need no clamping or source resistance for protection. Differential inputs, however, generate large supply currents (tens of mA) as required for high slew rates. If the device is used with sustained differential inputs, the average supply current will increase, excessive power dissipation will result and the part may be damaged. **The part should not be used as**

APPLICATIONS INFORMATION U W U U

a comparator, peak detector or other open-loop application with large, sustained differential inputs. Under normal, closed-loop operation, an increase of power dissipation is only noticeable in applications with large slewing outputs and is proportional to the magnitude of the differential input voltage and the percent of the time that the inputs are apart. Measure the average supply current for the application in order to calculate the power dissipation.

Capacitive Loading

The LT1364/LT1365 are stable with any capacitive load. This is accomplished by sensing the load induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases, both the bandwidth and phase margin decrease so there will be peaking in the frequency domain and in the transient response as shown in the typical performance curves. The photo of the small signal response with 200pF load shows 62% peaking. The large signal response shows the output slew rate being limited to 10V/µs by the short-circuit current. Coaxial cable can be driven directly, but for best pulse fidelity a resistor of value equal to the characteristic impedance of the cable (i.e., 75 Ω) should be placed in series with the output. The other end of the cable should be terminated with the same value resistor to ground.

Circuit Operation

The LT1364/LT1365 circuit topology is a true voltage feedback amplifier that has the slewing behavior of a current feedback amplifier. The operation of the circuit can be understood by referring to the simplified schematic. The inputs are buffered by complementary NPN and PNP emitter followers which drive a 500 Ω resistor. The input voltage appears across the resistor generating currents which are mirrored into the high impedance node. Complementary followers form an output stage which buffers the gain node from the load. The bandwidth is set by the input resistor and the capacitance on the high impedance node. The slew rate is determined by the current available to charge the gain node capacitance. This current is the differential input voltage divided by R1, so the slew rate is proportional to the input. Highest slew rates are therefore seen in the lowest gain configurations. For example, a 10V

output step in a gain of 10 has only a 1V input step, whereas the same output step in unity gain has a 10 times greater input step. The curve of Slew Rate vs Input Level illustrates this relationship. The LT1364/LT1365 are tested for slew rate in a gain of –2 so higher slew rates can be expected in gains of 1 and -1 , and lower slew rates in higher gain configurations.

The RC network across the output stage is bootstrapped when the amplifier is driving a light or moderate load and has no effect under normal operation. When driving a capacitive load (or a low value resistive load) the network is incompletely bootstrapped and adds to the compensation at the high impedance node. The added capacitance slows down the amplifier which improves the phase margin by moving the unity-gain frequency away from the pole formed by the output impedance and the capacitive load. The zero created by the RC combination adds phase to ensure that even for very large load capacitances, the total phase lag can never exceed 180 degrees (zero phase margin) and the amplifier remains stable.

Power Dissipation

The LT1364/LT1365 combine high speed and large output drive in small packages. Because of the wide supply voltage range, it is possible to exceed the maximum junction temperature under certain conditions. Maximum junction temperature (T_{J}) is calculated from the ambient temperature (T_A) and power dissipation (P_D) as follows:

LT1364CN8: $T_J = T_A + (P_D \times 130^{\circ}C/W)$ LT1364CS8: $T_J = T_A + (P_D \times 190^{\circ} C/W)$ LT1365CN: $T_J = T_A + (P_D \times 110^{\circ} C/W)$ LT1365CS: $T_{J} = T_{A} + (P_{D} \times 150^{\circ} \text{C/W})$

Worst case power dissipation occurs at the maximum supply current and when the output voltage is at 1/2 of either supply voltage (or the maximum swing if less than 1/2 supply voltage). For each amplifier P_{DMAX} is:

 $P_{DMAX} = (V^+ - V^-)(I_{SMAX}) + (V^+/2)^2/R_1$

Example: LT1365 in S16 at 70 \degree C, V_S = ±5V, R_L = 150W

 $P_{DMAX} = (10V)(8.4mA) + (2.5V)^{2}/150\Omega = 126mW$

 $T_{JIMAX} = 70^{\circ}C + (4 \times 126 \text{mW})(150^{\circ}C/W) = 145^{\circ}C$

S **IMPLIFIED SCHEMATIC**

PACKAGE DESCRIPTION

Dimension in inches (millimeters) unless otherwise noted.

N8 Package 8-Lead PDIP (Narrow 0.300) (LTC DWG # 05-08-1510)

N Package 14-Lead PDIP (Narrow 0.300) (LTC DWG # 05-08-1510)

Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights. 11

TYPICAL APPLICATIONS U

PACKAGE DESCRIPTION

Dimension in inches (millimeters) unless otherwise noted.

RELATED PARTS

