

12-Bit Serial Input Multiplying CMOS Digital-to-Analog Converter

DAC8043

VREF

LD

CLK

SRI

FUNCTIONAL BLOCK DIAGRAM

12-BIT DAC

12

12-BIT

DAC REGISTER

12

12-BIT

SHIFT REGISTER

Figure 1.

DAC8043

RFB

V_{DD}

GND

R_{FB}

FEATURES

12-bit accuracy in an 8-lead PDIP and SOIC package Fast serial data input Double data buffers Low ±½ LSB maximum INL and ±1 LSB maximum DNL Maximum gain error: 2 LSB Low ±5 ppm/°C maximum tempco ESD resistant Low cost Available in die form

APPLICATIONS

Autocalibration systems Process control and industrial automation Programmable amplifiers and attenuators Digitally controlled filters

GENERAL DESCRIPTION

The DAC8043 is a high accuracy 12-bit CMOS multiplying DAC in a space-saving 8-lead PDIP package. Featuring serial data input, double buffering, and excellent analog performance, the DAC8043 is ideal for applications where PC board space is at a premium. In addition, improved linearity and gain error performance permit reduced parts count through the elimination of trimming components. Separate input clock and load DAC control lines allow full user control of data loading and analog output.

The circuit consists of a 12-bit serial-in, parallel-out shift register, a 12-bit DAC register, a 12-bit CMOS DAC, and control logic. Serial data is clocked into the input register on the rising edge of the CLK pulse. When the new data word has been clocked in, it is loaded into the DAC register with the $\overline{\text{LD}}$ input pin.

Data in the DAC register is converted to an output current by the digital-to-analog converter (DAC).

The fast interface timing of the DAC8043 may reduce timing design considerations while minimizing microprocessor wait states. For applications requiring an asynchronous clear function or more versatile microprocessor interface logic, refer to the AD5443.

Operating from a single 5 V power supply, the DAC8043 is the ideal low power, small size, high performance solution to many application problems. It is available in a PDIP package that is compatible with auto-insertion equipment. There is also a 16-lead SOIC package available.

Rev. E

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2011 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features
Applications1
Functional Block Diagram1
General Description
Revision History
Specifications
Electrical Characteristics
Wafer Test Limits
Absolute Maximum Ratings
Caution
Thermal Resistance
ESD Caution
Pin Configuration and Function Descriptions

REVISION HISTORY

1/11—Rev. D to Rev. E

Updated Format Added SOIC_W Models	
Added Table 5	
Updated Outline Dimensions	
Changes to Ordering Guide	
3/03—Data Sheet Changed from Rev. C to Rev.	D.

Deleted 8-Lead CIRDIP and 16-Lead Wide-Body SOL	Universal
Figures renumbered	Universal
Changes to Absolute Maximum Ratings	
Changes to Ordering Guide	
Deleted to Dice Characteristics	
Updated Outline Dimensions	

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

 V_{DD} = 5 V; V_{REF} = 10 V; I_{OUT} = GND = 0 V; T_A = full temperature range specified under the Absolute Maximum Ratings, unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
STATIC ACCURACY						
Resolution	Ν		12			Bits
Nonlinearity ¹	INL	DAC8043G			±1⁄2	LSB
		DAC8043F			1	LSB
Differential Nonlinearity ²	DNL				±1	LSB
Gain Error ³	G _{FSE}	$T_A = 25^{\circ}C$			2	LSB
		$T_A =$ full temperature range, all grades			2	LSB
Gain Tempco (ΔGain/ΔTemp) ⁴	TC _{GFS}				±5	ppm/°C
Power Supply Rejection Ratio (ΔGain/ΔV _{DD})	PSRR	$\Delta V_{DD} = \pm 5\%$		±0.0006	±0.002	%/%
Output Leakage Current⁵	I _{LKG}	$T_A = 25^{\circ}C$			±5	nA
		$T_A = $ full temperature range			±25	nA
Zero Scale Error ^{6, 7}	I _{ZSE}	$T_A = 25^{\circ}C$			0.03	LSB
		$T_A = $ full temperature range			0.15	LSB
Input Resistance ⁸	R _{IN}		7	11	15	kΩ
AC PERFORMANCE						
Output Current						
Settling Time ^{4, 9}	ts	$T_{A} = 25^{\circ}C, V_{REF} = 0 V$		0.25	1	μs
Digital-to-Analog Glitch Energy ^{4, 10}	Q	I_{OUT} load = 100 Ω , C_{EXT} = 13 pF, DAC register loaded alternately with all 0s and all 1s		2	20	nVs
Feedthrough Error $(V_{REF} \text{ to } I_{OUT})^{4, 11}$	FT	V _{REF} = 20 V p-p @ f = 10 kHz, digital input = 0000 0000 0000		0.7	1	mV p-p
		$T_A = 25^{\circ}C$				
Total Harmonic Distortion ⁴	THD	V _{REF} = 6 V rms @ 1 kHz, DAC register loaded with all 1s		-85		dB
Output Noise Voltage Density ^{4, 12}	e _n	10 Hz to 100 kHz between R_{FB} and I_{OUT}			17	nV/√Hz
DIGITAL INPUTS						
Digital Input						
High	V _{IN}		2.4			V
Low	V _{IL}				0.8	V
Input Leakage Current ¹³	I _{IL}	$V_{IN} = 0 V \text{ to } +5 V$			±1	μΑ
Input Capacitance ^{4, 11}	CIN	$V_{IN} = 0 V$			8	pF
ANALOG OUTPUTS						
Output Capacitance ⁴	C _{OUT}	Digital inputs = V_{H}			110	рF
		Digital inputs = V_{\parallel}			80	рF
TIMING CHARACTERISTICS ^{4, 14}						
Data Setup Time	t _{DS}	$T_A = $ full temperature range	40			ns
Data Hold Time	t _{DH}	$T_A = $ full temperature range	80			ns
Clock Pulsewidth High	t _{CH}	$T_A = $ full temperature range	90			ns
Clock Pulsewidth Low	t _{CL}	$T_A = $ full temperature range	120			ns
Load Pulsewidth	t _{LD}	$T_A = $ full temperature range	120			ns
LSB Clock Into Input Register to Load DAC Register Time	t _{ASB}	$T_A = $ full temperature range	0			ns

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
POWER SUPPLY						
Supply Voltage	V _{DD}		4.75	5	5.25	V
Supply Current	IDD	Digital inputs = V_{IH} or V_{IL}			500	μΑ
		Digital inputs = $0 V$ or V_{DD}			100	μΑ

 $^{1} \pm 1/2 \text{ LSB} = \pm 0.012\%$ of full scale.

 $^{\rm 2}$ All grades are monotonic to 12 bits over temperature.

³ Using internal feedback resistor.

⁴ Guaranteed by design and not tested.

⁵ Applies to I_{OUT} ; all digital inputs = 0 V.

 6 V_{REF} = 10 V; all digital inputs = 0 V.

⁷ Calculated from worst-case R_{REF} : I_{ZSE} (in LSBs) = ($R_{REF} \times I_{LKG} \times 4096$)/ V_{REF} .

⁸ Absolute temperature coefficient is less than 300 ppm/°C.

 9 I_{OUT} Ioad = 100 Ω , C_{EXT} = 13 pF, digital input = 0 V to V_{DD} or V_{DD} to 0 V. Extrapolated to ½ LSB; t_s = propagation delay (t_{PD}) + 9 T

where τ = measured time constant of the final RC decay.

 $^{10}\,V_{\text{REF}}=0$ V, all digital inputs = 0 V to V_{DD} or V_{DD} to 0 V.

¹¹ All digit inputs = 0 V.

¹² Calculations from en = $\sqrt{4KTRB}$

where:

K = Boltzmann constant, J/°K,

 $R = resistance, \Omega,$

T = resistor temperature, °K,

B = bandwidth, Hz.

¹³ Digital inputs are CMOS gates; I_{IN} is typically 1 nA at 25°C.

¹⁴ Tested at $V_{IN} = 0$ V or V_{DD} .

WAFER TEST LIMITS

 $V_{DD} = 5 \text{ V}, V_{REF} = 10 \text{ V}; I_{OUT} = GND = 0 \text{ V}, T_A = 25^{\circ}C.$

Table 2.

			DA	C8043G	BC Limit	
Parameter ¹	Symbol	Conditions	Min	Тур	Max	Unit
STATIC ACCURACY						
Resolution	Ν		12			Bits
Integral Nonlinearity	INL				±1	LSB
Differential Nonlinearity	DNL				±1	LSB
Gain Error	GFSE	Using internal feedback resistor			±2	LSB
Power Supply Rejection Ratio	PSRR	$\Delta V_{DD} = \pm 5\%$			±0.002	%/%
Output Leakage Current (Iout)	ILKG	Digital inputs = V_{IL}			±5	nA
REFERENCE INPUT						
Input Resistance	R _{IN}		7		15	kΩ
DIGITAL INPUTS						
Digital Input High	VIH		2.4			V
Digital Input Low	VIL				0.8	V
Input Leakage Current	lι	$V_{\text{IN}}=0VtoV_{\text{DD}}$			±1	μΑ
POWER SUPPLY						
Supply Current	IDD	Digital inputs = V_{IN} or V_{IL}			500	μΑ
		Digital inputs = $0 V \text{ or } V_{DD}$			100	μΑ

¹ Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult a factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}C$, unless otherwise noted.

Table 3.

Parameter	Rating
V _{DD} to GND	-0.3 V to +8 V
V _{REF} to GND	±18 V
V _{RFB} to GND	±18 V
Digital Input Voltage Range	-0.3 V to V _{DD} + 0.3 V
V _{IOUT} to GND	-0.3 V to V _{DD} + 0.3 V
Operating Temperature Range	
FP Version	-40°C to +85°C
GP Version	0°C to 70°C
Junction Temperature	150°C
Storage Temperature	–65°C to +150°C
Lead Temperature (Soldering, 60 sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION

- 1. Do not apply voltages higher than V_{DD} or less than GND potential on any terminal except V_{REF} and R_{FB} .
- 2. The digital control inputs are Zener-protected; however, permanent damage may occur on unprotected units from high energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
- 3. Use proper antistatic handling procedures.
- 4. Absolute Maximum Ratings apply to both packaged devices and dice. Stresses above those listed under the Absolute Maximum Ratings may cause permanent damage to the device.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. Thermal Resistance


Package Type	θ _{JA}	θ _{JC}	Unit
8-Lead PDIP	96	37	°C/W
16-Lead SOIC	92	27	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS






Figure 3. 16-Lead Wide-Body SOIC

Table 5. Pin Function Descriptions

F	Pin No.		
8-Lead PDIP	16-Lead SOIC	Mnemonic	Description
1	3	V _{REF}	DAC Reference Voltage Input Pin.
2	4	R _{FB}	DAC Feedback Resistor Pin. This pin establishes voltage output for the DAC by connecting to an external amplifier output.
3	5	I _{OUT}	DAC Current Output.
4	6, 7	GND	Ground Pin.
5	11	LD	Load Strobe, Level-Sensitive Digital Input. Transfers shift-register data to DAC register while active low.
6	12	SRI	12-Bit Serial Register Input. Data loads directly into the shift register MSB first. Extra leading bits are ignored.
7	13	CLK	Serial Clock Input. Positive-edge clocks data into shift register.
8	14	V _{DD}	Positive Power Supply Input.
	1, 2, 8, 9, 10, 15, 16	NC	Do Not Connect to These Pins.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Gain vs. Frequency (Output Amplifier: OP42)




Figure 5. Total Harmonic Distortion vs. Frequency (Multiplying Mode)






Figure 6. Supply Current vs. Logic Input Voltage









Figure 10. DNL Error vs. Reference Voltage



TERMINOLOGY

Integral Nonlinearity (INL)

This is the single most important DAC specification. Analog Devices, Inc., measures INL as the maximum deviation of the analog output (from the ideal) from a straight line drawn between the end points. It is expressed as a percent of full-scale range or in terms of LSBs.

Refer to the Analog Devices Glossary of EE Terms for additional digital-to-analog converter definitions.

Interface Logic Information

The DAC8043 has been designed for ease of operation. The timing diagram (see Figure 12) illustrates the input register loading sequence. Note that the most significant bit (MSB) is loaded first.

Once the input register is full, the data is transferred to the DAC register by taking $\overline{\text{LD}}$ momentarily low.

DIGITAL SECTION

The digital inputs of the DAC8043 (SRI, $\overline{\text{LD}}$, and CLK) are TTL compatible. The input voltage levels affect the amount of current drawn from the supply; peak supply current occurs as the digital input (V_{IN}) passes through the transition region (see Figure 6). Maintaining the digital input voltage levels as close as possible to the V_{DD} and GND supplies minimizes supply current consumption.

The digital inputs of the DAC8043 have been designed with ESD resistance incorporated through careful layout and the inclusion of input protection circuitry. Figure 11 shows the input protection diodes and series resistor; this input structure is duplicated on each digital input. High voltage static charges applied to the inputs are shunted to the supply and ground rails through forward biased diodes. These protection diodes were designed to clamp the inputs to well below dangerous levels during static discharge conditions.

GENERAL CIRCUIT INFORMATION

The DAC8043 is a 12-bit multiplying digital-to-analog converter (DAC) with a very low temperature coefficient. It contains an R-2R resistor ladder network, data input, control logic, and two data registers.





Figure 11. Digital Input Protection

The digital circuitry forms an interface in which serial data can be loaded under microprocessor control into a 12-bit shift register and then transferred, in parallel, to the 12-bit DAC register.


A simplified circuit of the DAC8043 is shown in Figure 13, which has an inverted R-2R ladder network consisting of siliconchrome, highly stable (50 ppm/°C) thin-film resistors, and twelve pairs of NMOS current-steering switches.

These switches steer binarily weighted currents into either I_{OUT} or GND; this yields a constant current in each ladder leg, regardless of digital input code. This constant current results in a constant input resistance at V_{REF} equal to R. The V_{REF} input may be driven by any reference voltage or current, ac or dc, that is within the limits stated in the Absolute Maximum Ratings section.

The twelve output current-steering NMOS FET switches are in series with each R-2R resistor; they can introduce bit errors if all are of the same R_{ON} resistance value. They were designed so that the switch on resistance is binarily scaled so that the voltage drop across each switch remains constant. If, for example, Switch S1 of Figure 13 was designed with an on resistance of 10 Ω , Switch S2 for 20 Ω , and so on, a constant 5 mV drop would be maintained across each switch.




To further ensure accuracy across the full temperature range, permanently on MOS switches were included in series with the feedback resistor and the terminating resistor of the R-2R ladder. The simplified DAC circuit, Figure 13, shows the location of the series switches. These series switches are equivalently scaled to two times Switch S1 (MSB) and to Switch S12 (LSB), respectively, to maintain constant relative voltage drops with varying temperature. During any testing of the resistor ladder or $R_{FEEDBACK}$ (such as incoming inspection), V_{DD} must be present to turn on these series switches.



EQUIVALENT CIRCUIT ANALYSIS

Figure 14 shows an equivalent analog circuit for the DAC8043. The (D × V_{REF})/R current source is code dependent and is the current generated by the DAC. The current source, I_{LKG}, consists of surface and junction leakages and doubles approximately every 10°C. C_{OUT} is the output capacitance; it is the result of the N-channel MOS switches and varies from 80 pF to 110 pF, depending on the digital input code. R_o is the equivalent output resistance that also varies with digital input code. R is the nominal R-2R resistor ladder resistance.



DYNAMIC PERFORMANCE

Output Impedance

The output resistance of the DAC8043, as in the case of the output capacitance, varies with the digital input code. This resistance, looking back into the I_{OUT} terminal, may be between 10 k Ω (the feedback resistor alone when all digital inputs are low) and 7.5 k Ω (the feedback resistor in parallel with approximately 30 k Ω of the R-2R ladder network resistance when any single bit logic is high). Static accuracy and dynamic performance will be

affected by these variations. This variation is best illustrated by using the circuit of Figure 15 and the following equation:

$$V_{ERROR} = V_{OS} \left(1 + \frac{R_{FB}}{R_O} \right)$$

where:

 $\rm R_{\rm o}$ is a function of the digital code and

= 10 k Ω for more than four bits of Logic 1.

= 30 k Ω for any single bit of Logic 1.

Therefore, the offset gain varies as follows:

At Code 0011 1111 1111,

$$V_{ERROR_{I}} = V_{OS} \left(1 + \frac{10 \text{ k}\Omega}{10 \text{ k}\Omega} \right) = 2 V_{OS}$$

At Code 0100 0000 0000,

$$V_{ERROR_2} = V_{OS} \left(1 + \frac{10 \text{ k}\Omega}{30 \text{ k}\Omega} \right) = 4 / 3 V_{OS}$$

The error difference is 2/3 $\mathrm{V}_{\mathrm{OS}}.$

Because one LSB has a weight (for $V_{REF} = 10 \text{ V}$) of 2.4 mV for the DAC8043, it is clearly important that V_{OS} be minimized, either by using the amplifier's nulling pins or an external nulling network or by selecting an amplifier with inherently low V_{OS} . Amplifiers with sufficiently low V_{OS} include OP77, OP07, OP27, and OP42.




Figure 15. Simplified Circuit

The gain and phase stability of the output amplifier, board layout, and power supply decoupling all affect the dynamic performance. The use of a small compensation capacitor may be required when high speed operational amplifiers are used. It may be connected across the feedback resistor of the amplifier to provide the necessary phase compensation to critically damp the output. The output capacitance of the DAC8043 and the R_{FB} resistor form a pole that must be outside the amplifier's unity gain crossover frequency.

The considerations when using high speed amplifiers are:

- 1. Phase compensation (see Figure 16 and Figure 17).
- 2. Power supply decoupling at the device socket and the use of proper grounding techniques.

APPLICATIONS INFORMATION APPLICATION TIPS

In most applications, linearity depends upon the potential of the I_{OUT} and GND pins being equal to each other. In most applications, the DAC is connected to an external op amp with its noninverting input tied to ground (see Figure 16 and Figure 17). The amplifier selected should have a low input bias current and low drift over temperature. The amplifier's input offset voltage should be nulled to less than 200 μ V (less than 10% of 1 LSB).

The noninverting input of the operational amplifier should have a minimum resistance connection to ground; the usual bias current compensation resistor should not be used. This resistor can cause a variable offset voltage appearing as a varying output error. All grounded pins should tie to a single common ground point, avoiding ground loops. The $V_{\rm DD}$ power supply should have a low noise level with no transients greater than 17 V.

Unipolar Operation (2-Quadrant)

The circuits shown in Figure 16 and Figure 17 may be used with an ac or dc reference voltage. The output of the circuit ranges between 0 V and approximately $-V_{REF}$ (4095/4096), depending upon the digital input code. The relationship between the digital input and the analog output is shown in Table 6. The limiting parameters for the V_{REF} range are the maximum input voltage range of the op amp or ±25 V, whichever is lowest.




Figure 16. Unipolar Operation with High Accuracy Op Amp (2-Quadrant)




Figure 17. Unipolar Operation with Fast Op Amp and Gain Error Trimming (2-Quadrant)

Gain error may be trimmed by adjusting R₁, as shown in Figure 17. The DAC register must first be loaded with all 1s. R₁ may then be adjusted until V_{OUT} = $-V_{REF}$ (4095/4096). In the case of an adjustable V_{REF}, R₁ and R₂ may be omitted, with V_{REF} adjusted to yield the desired full-scale output.

In most applications, the DAC8043's negligible zero-scale error and very low gain error permit the elimination of the trimming components (R_1 and the external R_2) without adversely affecting on circuit performance.

Table 6.	Unipolar	Code Table ^{1, 2}
----------	----------	----------------------------

Table 0. Ompolar Code Table				
Digital Input	Nominal Analog Output			
MSB LSB	(V _{out} as Shown in Figure 16 and Figure 17)			
1111 1111 1111	$-V_{REF}\left(rac{4095}{4096} ight)$			
1000 0000 0001	$-V_{REF}\left(rac{2049}{4096} ight)$			
1000 0000 0000	$-V_{REF}\left(\frac{2048}{4096}\right) = -\frac{V_{REF}}{2}$			
0111 1111 1111	$-V_{REF}\left(rac{2047}{4096} ight)$			
0000 0000 0001	$-V_{REF}\left(rac{1}{4096} ight)$			
0000 0000 0000	$-V_{REF}\left(\frac{0}{4096}\right) = 0$			

¹ Nominal full scale for Figure 16 and Figure 17 circuits is given by

$$FS = -V_{REF} \left(\frac{4095}{4096}\right)$$

² Nominal LSB magnitude for Figure 16 and Figure 17 circuits is given by

$$LSB = V_{REF} \left(\frac{1}{4096}\right) \text{ or } V_{REF} \left(2^{-n}\right)$$

Bipolar Operation (4-Quadrant)

Figure 19 details a suggested circuit for bipolar, or offset binary, operation. Table 7 shows the digital input to analog output relationship. The circuit uses offset binary coding. Twos complement code can be converted to offset binary by software inversion of the MSB or by the addition of an external inverter to the MSB input.

Table 7. Bipolar (Offset Binary) Code Table^{1, 2}

Digital Input	Nominal Analog Output	
MSB LSB	(Vout as Shown in Figure 19)	
1111 1111 1111	$+V_{REF}\left(rac{2047}{2048} ight)$	
1000 0000 0001	$+V_{REF}\left(rac{1}{2048} ight)$	
1000 0000 0000	0	
0111 1111 1111	$-V_{REF}\left(rac{1}{2048} ight)$	
0000 0000 0001	$-V_{REF}\left(rac{2047}{2048} ight)$	
0000 0000 0000	$-V_{REF}\left(rac{2048}{2048} ight)$	

¹ Nominal full scale for Figure 19 circuits is given by

$$FS = V_{REF} \left(\frac{2047}{2048}\right)$$

² Nominal LSB magnitude for Figure 19 circuits is given by

$$LSB = V_{REF} \left(\frac{1}{2048}\right)$$

Resistors R_3 , R_4 , and R_5 must be selected to match within 0.01%, and they all must be of the same (preferably metal foil) type to ensure temperature coefficient matching. Mismatching between R_3 and R_4 causes offset and full-scale errors, while an R_5 to R_4 and R_3 mismatch results in full-scale error.

Calibration is performed by loading the DAC register with 1000 0000 0000 and adjusting R_1 until $V_{OUT} = 0$ V. R_1 and R_2 may be omitted, adjusting the ratio of R_3 to R_4 to yield $V_{OUT} = 0$ V. Full

scale can be adjusted by loading the DAC register with 1111 1111 1111 and either adjusting the amplitude of V_{REF} or the value of R_5 until the desired V_{OUT} is achieved.

Analog/Digital Division

The transfer function for the DAC8043 connected in the multiplying mode, as shown in Figure 16, Figure 17, and Figure 19, is

$$V_{\scriptscriptstyle O} = - \, V_{\scriptscriptstyle I\!N} \! \left(\frac{A_{\scriptscriptstyle 1}}{2^1} \! + \! \frac{A_{\scriptscriptstyle 2}}{2^2} \! + \! \frac{A_{\scriptscriptstyle 3}}{2^3} \! + \! \ldots \! \frac{A_{\scriptscriptstyle 12}}{2^{\scriptscriptstyle 12}} \right)$$

where A_X assumes a value of 1 for an on bit and 0 for an off bit.

The transfer function is modified when the DAC is connected in the feedback of an operational amplifier, as shown in Figure 18 and becomes

$$V_{O} = \left(\frac{-V_{IN}}{\frac{A_{I}}{2^{1}} + \frac{A_{2}}{2^{2}} + \frac{A_{3}}{2^{3}} + \dots \frac{A_{12}}{2^{4}}}\right)$$

The previous transfer function is the division of an analog voltage (V_{REF}) by a digital word. The amplifier goes to the rails with all bits off because division by zero is infinity. With all bits on the gain is 1 (±1 LSB). The gain becomes 4096 with the LSB, Bit 12, on.




Figure 18. Analog/Digital Divider




Figure 19. Bipolar Operation (4-Quadrant, Offset Binary)


Rev. E | Page 13 of 16

INTERFACING TO THE MC6800

As shown in Figure 20, the DAC8043 may be interfaced to the MC6800 by successively executing memory write instructions while manipulating the data between writes, so that each write presents the next bit.

In this example, the most significant bits are found in the 0000 and 0001 memory locations. The four MSBs are found in the lower half of 0000 and the eight LSBs in 0001. The data is taken from the DB_7 line.

The serial data loading is triggered by the CLK pulse, which is asserted by a decoded memory write to the 2000 memory location, R/W, and Φ 2. A write to address location 4000 transfers data from the input register to the DAC register.




DAC8043 INTERFACE TO THE 8085

The interface of the DAC8043 to the 8085 microprocessor is shown in Figure 21. Note that the SOD line of the microprocessor is used to present data serially to the DAC.


Data is clocked into the DAC8043 by executing memory write instructions. The clock input is generated by decoding Address 8000 and $\overline{\text{WR}}$. Data is loaded into the DAC register with a memory write instruction to Address A000.

Serial data supplied to the DAC8043 must be present in the right-justified format in Register H and Register L of the microprocessor.




DAC8043 TO THE 68000 INTERFACE

The interface of the DAC8043 to the 68000 microprocessor is shown in Figure 22. Serial data to the DAC is taken from one of the microprocessor's data bus lines.



OUTLINE DIMENSIONS



ORDERING GUIDE

Model ^{1, 2}	Relative Accuracy	Temperature Range	Package Description	Package Option
DAC8043FP	±1 LSB	-40°C to +85°C	8-Lead PDIP	N-8
DAC8043FPZ	±1 LSB	–40°C to +85°C	8-Lead PDIP	N-8
DAC8043FSZ	±1 LSB	–40°C to +85°C	16-Lead SOIC_W	RW-16
DAC8043GP	±1⁄2 LSB	0°C to 70°C	8-Lead PDIP	N-8
DAC8043GPZ	±½ LSB	0°C to 70°C	8-Lead PDIP	N-8

¹ Z = RoHS Compliant Part.

² All commercial and industrial temperature range parts are available with burn-in.

©2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D00271-0-1/11(E)



www.analog.com

Rev. E | Page 16 of 16