

### FEATURES

Qualified for automotive applications

Low power operation

5 V operation

1.0 mA per channel maximum at 0 Mbps to 2 Mbps

3.5 mA per channel maximum at 10 Mbps

31 mA per channel maximum at 90 Mbps

3 V operation

0.7 mA per channel maximum at 0 Mbps to 2 Mbps

2.1 mA per channel maximum at 10 Mbps

20 mA per channel maximum at 90 Mbps

Bidirectional communication

3 V/5 V level translation

High temperature operation: 125°C

High data rate: dc to 90 Mbps (NRZ)

Precise timing characteristics

2 ns maximum pulse width distortion

2 ns maximum channel-to-channel matching

High common-mode transient immunity: >25 kV/μs

Output enable function

16-lead SOIC wide body package

RoHS-compliant models available

Safety and regulatory approvals

UL recognition: 2500 V rms for 1 minute per UL 1577

CSA Component Acceptance Notice 5A

VDE Certificate of Conformity

DIN V VDE V 0884-10 (VDE V 0884-10):2006-12

$V_{IORM} = 560$  V peak

TÜV approval: IEC/EN/UL/CSA 61010-1

### APPLICATIONS

General-purpose multichannel isolation

SPI interface/data converter isolation

RS-232/RS-422/RS-485 transceivers

Industrial field bus isolation

Automotive systems

### GENERAL DESCRIPTION

The ADuM1400/ADuM1401/ADuM1402<sup>1</sup> are quad-channel digital isolators based on Analog Devices, Inc., *iCoupler*<sup>®</sup> technology. Combining high speed CMOS and monolithic air core transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives, such as optocoupler devices.

By avoiding the use of LEDs and photodiodes, *iCoupler* devices remove the design difficulties commonly associated with optocouplers. The typical optocoupler concerns regarding uncertain current transfer ratios, nonlinear transfer functions, and temperature and lifetime effects are eliminated with the simple *iCoupler* digital interfaces and stable performance characteristics.

The need for external drivers and other discrete components is eliminated with these *iCoupler* products. Furthermore, *iCoupler* devices consume one tenth to one sixth of the power of optocouplers at comparable signal data rates.

The ADuM1400/ADuM1401/ADuM1402 isolators provide four independent isolation channels in a variety of channel configurations and data rates (see the Ordering Guide). All models operate with the supply voltage on either side ranging from 2.7 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling a voltage translation functionality across the isolation barrier. In addition, the ADuM1400/ADuM1401/ADuM1402 provide low pulse width distortion (<2 ns for CRW grade) and tight channel-to-channel matching (<2 ns for CRW grade). Unlike other optocoupler alternatives, the ADuM1400/ADuM1401/ADuM1402 isolators have a patented refresh feature that ensures dc correctness in the absence of input logic transitions and when power is not applied to one of the supplies.

<sup>1</sup> Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329.

### FUNCTIONAL BLOCK DIAGRAMS




Figure 1. ADuM1400




Figure 2. ADuM1401




Figure 3. ADuM1402

Rev. L

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700 ©2003–2016 Analog Devices, Inc. All rights reserved.  
[Technical Support](#) [www.analog.com](http://www.analog.com)

## TABLE OF CONTENTS

Features .....	1	DIN V VDE V 0884-10 (VDE V 0884-10) Insulation Characteristics .....	20
Applications .....	1	Recommended Operating Conditions .....	20
General Description .....	1	Absolute Maximum Ratings .....	21
Functional Block Diagrams .....	1	ESD Caution.....	21
Revision History .....	3	Pin Configurations and Function Descriptions .....	22
Specifications.....	4	Typical Performance Characteristics .....	25
Electrical Characteristics—5 V, 105°C Operation .....	4	Applications Information .....	27
Electrical Characteristics—3 V, 105°C Operation .....	6	PC Board Layout .....	27
Electrical Characteristics—Mixed 5 V/3 V or 3 V/5 V, 105°C Operation.....	8	Propagation Delay-Related Parameters.....	27
Electrical Characteristics—5 V, 125°C Operation .....	11	DC Correctness and Magnetic Field Immunity.....	27
Electrical Characteristics—3 V, 125°C Operation .....	13	Power Consumption .....	28
Electrical Characteristics—Mixed 5 V/3 V, 125°C Operation .....	15	Insulation Lifetime .....	29
Electrical Characteristics—Mixed 3 V/5 V, 125°C Operation .....	17	Outline Dimensions .....	30
Package Characteristics .....	19	Ordering Guide .....	30
Regulatory Information .....	19	Automotive Products .....	31
Insulation and Safety Related Specifications .....	19		

**REVISION HISTORY****12/2016—Rev. K to Rev. L**

Changes to Table 1 .....	4
Changes to Table 2 .....	6
Changes to Table 3 .....	9
Changes to Table 4 .....	11
Changes to Table 5 .....	13
Changes to Table 6 .....	15
Changes to Table 7 .....	17
Changes to Table 9 and Table 10 .....	19
Changes to Ordering Guide .....	30

**7/2015—Rev. J to Rev. K**

Changes to Table 9 and Table 10 .....	19
---------------------------------------	----

**4/2015—Rev. I to Rev. J**

Changed ADuM140x to ADuM1400/ADuM1401/ ADuM1402.....	Throughout
Changes to Table 10 .....	19

**4/2014—Rev. H to Rev. I**

Change to Table 9 .....	19
-------------------------	----

**3/2012—Rev. G to Rev. H**

Created Hyperlink for Safety and Regulatory Approvals Entry in Features Section .....	1
Change to PC Board Layout Section .....	27
Updated Outline Dimensions.....	30
Moved Automotive Products Section.....	31

**5/2008—Rev. F to Rev. G**

Added ADuM1400W, ADuM1401W, and ADuM1402W Parts.....	Universal
Added Table 4 .....	11
Added Table 5 .....	13
Added Table 6 .....	15
Added Table 7 .....	17
Changes to Table 12 .....	20
Changes to Table 13 .....	21
Added Automotive Products Section .....	29
Changes to Ordering Guide.....	30

**11/2007—Rev. E to Rev. F**

Changes to Note 1 .....	1
Added ADuM140xARW Change vs. Temperature Parameter ...	4
Added ADuM140xARW Change vs. Temperature Parameter ...	5
Added ADuM140xARW Change vs. Temperature Parameter ...	8
Changes to Figure 17 .....	18

**6/2007—Rev. D to Rev. E**

Updated VDE Certification Throughout.....	1
Changes to Features and Note 1 .....	1
Changes to Figure 1, Figure 2, and Figure 3 .....	1
Changes to Regulatory Information Section .....	10
Changes to Table 7 .....	11
Added Table 10 .....	12
Added Insulation Lifetime Section .....	20
Updated Outline Dimensions.....	21
Changes to Ordering Guide.....	21

**2/2006—Rev. C to Rev. D**

Updated Format .....	Universal
Added TÜV Approval .....	Universal

**5/2005—Rev. B to Rev. C**

Changes to Format.....	Universal
Changes to Figure 2 .....	1
Changes to Table 3 .....	8
Changes to Table 6 .....	12
Changes to Ordering Guide.....	21

**6/2004—Rev. A to Rev. B**

Changes to Format.....	Universal
Changes to Features .....	1
Changes to Electrical Characteristics—5 V Operation.....	3
Changes to Electrical Characteristics—3 V Operation.....	5
Changes to Electrical Characteristics—Mixed 5 V/3 V or 3 V/5 V Operation .....	7
Changes to DIN EN 60747-5-2 (VDE 0884 Part 2) Insulation Characteristics Title .....	11
Changes to the Ordering Guide .....	19

**5/2004—Rev. 0 to Rev. A**

Updated Format .....	Universal
Changes to the Features.....	1
Changes to Table 7 and Table 8 .....	14
Changes to Table 9 .....	15
Changes to the DC Correctness and Magnetic Field Immunity Section .....	20
Changes to the Power Consumption Section.....	21
Changes to the Ordering Guide .....	22

**9/2003—Revision 0: Initial Version**

## SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—5 V, 105°C OPERATION<sup>1</sup>

4.5 V ≤ V<sub>DD1</sub> ≤ 5.5 V, 4.5 V ≤ V<sub>DD2</sub> ≤ 5.5 V; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at T<sub>A</sub> = 25°C, V<sub>DD1</sub> = V<sub>DD2</sub> = 5 V. These specifications do not apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

Table 1.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current per Channel, Quiescent	I <sub>DD1(Q)</sub>		0.50	0.53	mA	
Output Supply Current per Channel, Quiescent	I <sub>DDO(Q)</sub>		0.19	0.21	mA	
ADuM1400 Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1(Q)</sub>		2.2	2.8	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(Q)</sub>		0.9	1.4	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1(10)</sub>		8.6	10.6	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(10)</sub>		2.6	3.5	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1(90)</sub>		70	100	mA	45 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(90)</sub>		18	25	mA	45 MHz logic signal freq.
ADuM1401 Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1(Q)</sub>		1.8	2.4	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(Q)</sub>		1.2	1.8	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1(10)</sub>		7.1	9.0	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(10)</sub>		4.1	5.0	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1(90)</sub>		57	82	mA	45 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(90)</sub>		31	43	mA	45 MHz logic signal freq.
ADuM1402 Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	I <sub>DD1(Q), I<sub>DD2(Q)</sub></sub>		1.5	2.1	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)						
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	I <sub>DD1(10), I<sub>DD2(10)</sub></sub>		5.6	7.0	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)						
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	I <sub>DD1(90), I<sub>DD2(90)</sub></sub>		44	62	mA	45 MHz logic signal freq.
For All Models						
Input Currents	I <sub>IA</sub> , I <sub>IB</sub> , I <sub>IC</sub> , I <sub>ID</sub> , I <sub>E1</sub> , I <sub>E2</sub>	-10	+0.01	+10	μA	0 V ≤ V <sub>IA</sub> , V <sub>IB</sub> , V <sub>IC</sub> , V <sub>ID</sub> ≤ V <sub>DD1</sub> or V <sub>DD2</sub> , 0 V ≤ V <sub>E1</sub> , V <sub>E2</sub> ≤ V <sub>DD1</sub> or V <sub>DD2</sub>
Logic High Input Threshold	V <sub>IH</sub> , V <sub>EH</sub>	2.0			V	
Logic Low Input Threshold	V <sub>IL</sub> , V <sub>EL</sub>			0.8	V	
Logic High Output Voltages	V <sub>OAH</sub> , V <sub>OBH</sub> , V <sub>OCH</sub> , V <sub>ODH</sub>	(V <sub>DD1</sub> or V <sub>DD2</sub> ) - 0.1	5.0		V	I <sub>ox</sub> = -20 μA, V <sub>Ix</sub> = V <sub>IxH</sub>
		(V <sub>DD1</sub> or V <sub>DD2</sub> ) - 0.4	4.8		V	I <sub>ox</sub> = -3.2 mA, V <sub>Ix</sub> = V <sub>IxH</sub>
Logic Low Output Voltages	V <sub>OAL</sub> , V <sub>OBL</sub> , V <sub>OCL</sub> , V <sub>ODL</sub>		0.0	0.1	V	I <sub>ox</sub> = 20 μA, V <sub>Ix</sub> = V <sub>IxL</sub>
			0.04	0.1	V	I <sub>ox</sub> = 400 μA, V <sub>Ix</sub> = V <sub>IxL</sub>
			0.2	0.4	V	I <sub>ox</sub> = 3.2 mA, V <sub>Ix</sub> = V <sub>IxL</sub>
SWITCHING SPECIFICATIONS						
ADuM1400ARW/ADuM1401ARW/ADuM1402ARW						
Minimum Pulse Width <sup>3</sup>	PW			1000	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Maximum Data Rate <sup>4</sup>		1			Mbps	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay <sup>5</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	50	65	100	ns	C <sub>L</sub> = 15 pF, CMOS signal levels

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD			40	ns	$C_L = 15$ pF, CMOS signal levels
Change vs. Temperature			11		ps/°C	$C_L = 15$ pF, CMOS signal levels
Propagation Delay Skew <sup>6</sup>	$t_{PSK}$			50	ns	$C_L = 15$ pF, CMOS signal levels
Channel-to-Channel Matching <sup>7</sup>	$t_{PSKCD}/t_{PSKOD}$			50	ns	$C_L = 15$ pF, CMOS signal levels
<a href="#">ADuM1400BRW/ADuM1401BRW/ADuM1402BRW</a>						
Minimum Pulse Width <sup>3</sup>	PW			100	ns	$C_L = 15$ pF, CMOS signal levels
Maximum Data Rate <sup>4</sup>		10			Mbps	$C_L = 15$ pF, CMOS signal levels
Propagation Delay <sup>5</sup>	$t_{PHL}, t_{PLH}$	20	32	50	ns	$C_L = 15$ pF, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD			3	ns	$C_L = 15$ pF, CMOS signal levels
Change vs. Temperature			5		ps/°C	$C_L = 15$ pF, CMOS signal levels
Propagation Delay Skew <sup>6</sup>	$t_{PSK}$			15	ns	$C_L = 15$ pF, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels <sup>7</sup>	$t_{PSKCD}$			3	ns	$C_L = 15$ pF, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels <sup>7</sup>	$t_{PSKOD}$			6	ns	$C_L = 15$ pF, CMOS signal levels
<a href="#">ADuM1400CRW/ADuM1401CRW/ADuM1402CRW</a>						
Minimum Pulse Width <sup>3</sup>	PW		8.3	11.1	ns	$C_L = 15$ pF, CMOS signal levels
Maximum Data Rate <sup>4</sup>		90	120		Mbps	$C_L = 15$ pF, CMOS signal levels
Propagation Delay <sup>5</sup>	$t_{PHL}, t_{PLH}$	18	27	32	ns	$C_L = 15$ pF, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD		0.5	2	ns	$C_L = 15$ pF, CMOS signal levels
Change vs. Temperature			3		ps/°C	$C_L = 15$ pF, CMOS signal levels
Propagation Delay Skew <sup>6</sup>	$t_{PSK}$			10	ns	$C_L = 15$ pF, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels <sup>7</sup>	$t_{PSKCD}$			2	ns	$C_L = 15$ pF, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels <sup>7</sup>	$t_{PSKOD}$			5	ns	$C_L = 15$ pF, CMOS signal levels
For All Models						
Output Disable Propagation Delay (High/Low to High Impedance)	$t_{PHZ}, t_{PLH}$		6	8	ns	$C_L = 15$ pF, CMOS signal levels
Output Enable Propagation Delay (High Impedance to High/Low)	$t_{PZH}, t_{PZL}$		6	8	ns	$C_L = 15$ pF, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	$t_R/t_F$		2.5		ns	$C_L = 15$ pF, CMOS signal levels
Common-Mode Transient Immunity at Logic High Output <sup>8</sup>	$ CM_H $	25	35		kV/ $\mu$ s	$V_{ix} = V_{DD1}$ or $V_{DD2}$ , $V_{CM} = 1000$ V, transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output <sup>8</sup>	$ CM_L $	25	35		kV/ $\mu$ s	$V_{ix} = 0$ V, $V_{CM} = 1000$ V, transient magnitude = 800 V
Refresh Rate	$f_r$		1.2		Mbps	
Input Dynamic Supply Current per Channel <sup>9</sup>	$I_{DDI(D)}$		0.19		mA/Mbps	
Output Dynamic Supply Current per Channel <sup>9</sup>	$I_{DDO(D)}$		0.05		mA/Mbps	

<sup>1</sup> All voltages are relative to their respective ground.

<sup>2</sup> The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total  $V_{DD1}$  and  $V_{DD2}$  supply currents as a function of data rate for [ADuM1400/ADuM1401/ADuM1402](#) channel configurations.

<sup>3</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>4</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

<sup>5</sup>  $t_{PHL}$  propagation delay is measured from the 50% level of the falling edge of the  $V_{ix}$  signal to the 50% level of the falling edge of the  $V_{ox}$  signal.  $t_{PLH}$  propagation delay is measured from the 50% level of the rising edge of the  $V_{ix}$  signal to the 50% level of the rising edge of the  $V_{ox}$  signal.

<sup>6</sup>  $t_{PSK}$  is the magnitude of the worst-case difference in  $t_{PHL}$  or  $t_{PLH}$  that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>7</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

<sup>8</sup>  $CM_H$  is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_O > 0.8 V_{DD2}$ .  $CM_L$  is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_O < 0.8 V$ . The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

<sup>9</sup> Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

**ELECTRICAL CHARACTERISTICS—3 V, 105°C OPERATION<sup>1</sup>**

2.7 V ≤ V<sub>DD1</sub> ≤ 3.6 V, 2.7 V ≤ V<sub>DD2</sub> ≤ 3.6 V; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at T<sub>A</sub> = 25°C, V<sub>DD1</sub> = V<sub>DD2</sub> = 3.0 V. These specifications do not apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

**Table 2.**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
<b>DC SPECIFICATIONS</b>						
Input Supply Current per Channel, Quiescent	I <sub>DD1(Q)</sub>		0.26	0.31	mA	
Output Supply Current per Channel, Quiescent	I <sub>DD0(Q)</sub>		0.11	0.14	mA	
<b>ADuM1400</b> Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1(Q)</sub>		1.2	1.9	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(Q)</sub>		0.5	0.9	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1(10)</sub>		4.5	6.5	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(10)</sub>		1.4	2.0	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1(90)</sub>		37	65	mA	45 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(90)</sub>		11	15	mA	45 MHz logic signal freq.
<b>ADuM1401</b> Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1(Q)</sub>		1.0	1.6	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(Q)</sub>		0.7	1.2	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1(10)</sub>		3.7	5.4	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(10)</sub>		2.2	3.0	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1(90)</sub>		30	52	mA	45 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(90)</sub>		18	27	mA	45 MHz logic signal freq.
<b>ADuM1402</b> Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	I <sub>DD1(Q), I<sub>DD2(Q)</sub></sub>		0.9	1.5	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)						
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	I <sub>DD1(10), I<sub>DD2(10)</sub></sub>		3.0	4.2	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)						
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	I <sub>DD1(90), I<sub>DD2(90)</sub></sub>		24	39	mA	45 MHz logic signal freq.
<b>For All Models</b>						
Input Currents	I <sub>IA</sub> , I <sub>IB</sub> , I <sub>IC</sub> , I <sub>ID</sub> , I <sub>E1</sub> , I <sub>E2</sub>	-10	+0.01	+10	μA	0 V ≤ V <sub>IA</sub> , V <sub>IB</sub> , V <sub>IC</sub> , V <sub>ID</sub> ≤ V <sub>DD1</sub> or V <sub>DD2</sub> , 0 V ≤ V <sub>E1</sub> , V <sub>E2</sub> ≤ V <sub>DD1</sub> or V <sub>DD2</sub>
Logic High Input Threshold	V <sub>IH</sub> , V <sub>EH</sub>	1.6			V	
Logic Low Input Threshold	V <sub>IL</sub> , V <sub>EL</sub>			0.4	V	
Logic High Output Voltages	V <sub>OAH</sub> , V <sub>OBH</sub> , V <sub>OCH</sub> , V <sub>ODH</sub>	(V <sub>DD1</sub> or V <sub>DD2</sub> ) - 0.1	3.0		V	I <sub>Ox</sub> = -20 μA, V <sub>Ix</sub> = V <sub>IxH</sub>
		(V <sub>DD1</sub> or V <sub>DD2</sub> ) - 0.4	2.8		V	I <sub>Ox</sub> = -3.2 mA, V <sub>Ix</sub> = V <sub>IxH</sub>
Logic Low Output Voltages	V <sub>OAL</sub> , V <sub>OBL</sub> , V <sub>OCL</sub> , V <sub>ODL</sub>		0.0	0.1	V	I <sub>Ox</sub> = 20 μA, V <sub>Ix</sub> = V <sub>IxL</sub>
			0.04	0.1	V	I <sub>Ox</sub> = 400 μA, V <sub>Ix</sub> = V <sub>IxL</sub>
			0.2	0.4	V	I <sub>Ox</sub> = 3.2 mA, V <sub>Ix</sub> = V <sub>IxL</sub>
<b>SWITCHING SPECIFICATIONS</b>						
<b>ADuM1400ARW/ADuM1401ARW/ADuM1402ARW</b>						
Minimum Pulse Width <sup>3</sup>	PW			1000	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Maximum Data Rate <sup>4</sup>		1			Mbps	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay <sup>5</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	50	75	100	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Pulse Width Distortion,  t <sub>PLH</sub> - t <sub>PHL</sub>   <sup>5</sup>	PWD			40	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Change vs. Temperature			11		ps/°C	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			50	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Channel-to-Channel Matching <sup>7</sup>	t <sub>PSKCD</sub> /t <sub>PSKOD</sub>			50	ns	C <sub>L</sub> = 15 pF, CMOS signal levels

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
<b>ADuM1400BRW/ADuM1401BRW/ADuM1402BRW</b>						
Minimum Pulse Width <sup>3</sup>	PW			100	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Maximum Data Rate <sup>4</sup>		10			Mbps	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay <sup>5</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	20	38	50	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Pulse Width Distortion,  t <sub>PLH</sub> - t <sub>PHL</sub>   <sup>5</sup>	PWD			3	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Change vs. Temperature			5		ps/°C	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			22	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels <sup>7</sup>	t <sub>PSKCD</sub>			3	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels <sup>7</sup>	t <sub>PSKOD</sub>			6	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
<b>ADuM1400CRW/ADuM1401CRW/ADuM1402CRW</b>						
Minimum Pulse Width <sup>3</sup>	PW		8.3	11.1	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Maximum Data Rate <sup>4</sup>		90	120		Mbps	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay <sup>5</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	20	34	45	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Pulse Width Distortion,  t <sub>PLH</sub> - t <sub>PHL</sub>   <sup>5</sup>	PWD		0.5	2	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Change vs. Temperature			3		ps/°C	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			16	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels <sup>7</sup>	t <sub>PSKCD</sub>			2	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels <sup>7</sup>	t <sub>PSKOD</sub>			5	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
<b>For All Models</b>						
Output Disable Propagation Delay (High/Low to High Impedance)	t <sub>PHZ</sub> , t <sub>PLH</sub>		6	8	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Output Enable Propagation Delay (High Impedance to High/Low)	t <sub>PZH</sub> , t <sub>PZL</sub>		6	8	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t <sub>r</sub> /t <sub>f</sub>		3		ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Common-Mode Transient Immunity at Logic High Output <sup>8</sup>	CM <sub>H</sub>	25	35		kV/μs	V <sub>ix</sub> = V <sub>DD1</sub> or V <sub>DD2</sub> , V <sub>CM</sub> = 1000 V, transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output <sup>8</sup>	CM <sub>L</sub>	25	35		kV/μs	V <sub>ix</sub> = 0 V, V <sub>CM</sub> = 1000 V, transient magnitude = 800 V
Refresh Rate	f <sub>r</sub>		1.1		Mbps	
Input Dynamic Supply Current per Channel <sup>9</sup>	I <sub>DD1 (D)</sub>		0.10		mA/ Mbps	
Output Dynamic Supply Current per Channel <sup>9</sup>	I <sub>DD0 (D)</sub>		0.03		mA/ Mbps	

<sup>1</sup> All voltages are relative to their respective ground.

<sup>2</sup> The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate for ADuM1400/ADuM1401/ADuM1402 channel configurations.

<sup>3</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>4</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

<sup>5</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>ix</sub> signal to the 50% level of the falling edge of the V<sub>ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>ix</sub> signal to the 50% level of the rising edge of the V<sub>ox</sub> signal.

<sup>6</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>7</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

<sup>8</sup> CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>O</sub> > 0.8 V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>O</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

<sup>9</sup> Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.



**ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V OR 3 V/5 V, 105°C OPERATION<sup>1</sup>**

5 V/3 V operation:  $4.5\text{ V} \leq V_{DD1} \leq 5.5\text{ V}$ ,  $2.7\text{ V} \leq V_{DD2} \leq 3.6\text{ V}$ ; 3 V/5 V operation:  $2.7\text{ V} \leq V_{DD1} \leq 3.6\text{ V}$ ,  $4.5\text{ V} \leq V_{DD2} \leq 5.5\text{ V}$ ; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at  $T_A = 25^\circ\text{C}$ ;  $V_{DD1} = 3.0\text{ V}$ ,  $V_{DD2} = 5\text{ V}$  or  $V_{DD1} = 5\text{ V}$ ,  $V_{DD2} = 3.0\text{ V}$ . These specifications do not apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

**Table 3.**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
<b>DC SPECIFICATIONS</b>						
Input Supply Current per Channel, Quiescent	$I_{DD1(Q)}$					
5 V/3 V Operation			0.50	0.53	mA	
3 V/5 V Operation			0.26	0.31	mA	
Output Supply Current per Channel, Quiescent	$I_{DDO(Q)}$					
5 V/3 V Operation			0.11	0.14	mA	
3 V/5 V Operation			0.19	0.21	mA	
<b>ADuM1400 Total Supply Current, Four Channels<sup>2</sup></b>						
<b>DC to 2 Mbps</b>						
$V_{DD1}$ Supply Current	$I_{DD1(Q)}$					
5 V/3 V Operation			2.2	2.8	mA	DC to 1 MHz logic signal freq.
3 V/5 V Operation			1.2	1.9	mA	DC to 1 MHz logic signal freq.
$V_{DD2}$ Supply Current	$I_{DD2(Q)}$					
5 V/3 V Operation			0.5	0.9	mA	DC to 1 MHz logic signal freq.
3 V/5 V Operation			0.9	1.4	mA	DC to 1 MHz logic signal freq.
<b>10 Mbps (BRW and CRW Grades Only)</b>						
$V_{DD1}$ Supply Current	$I_{DD1(10)}$					
5 V/3 V Operation			8.6	10.6	mA	5 MHz logic signal freq.
3 V/5 V Operation			4.5	6.5	mA	5 MHz logic signal freq.
$V_{DD2}$ Supply Current	$I_{DD2(10)}$					
5 V/3 V Operation			1.4	2.0	mA	5 MHz logic signal freq.
3 V/5 V Operation			2.6	3.5	mA	5 MHz logic signal freq.
<b>90 Mbps (CRW Grade Only)</b>						
$V_{DD1}$ Supply Current	$I_{DD1(90)}$					
5 V/3 V Operation			70	100	mA	45 MHz logic signal freq.
3 V/5 V Operation			37	65	mA	45 MHz logic signal freq.
$V_{DD2}$ Supply Current	$I_{DD2(90)}$					
5 V/3 V Operation			11	15	mA	45 MHz logic signal freq.
3 V/5 V Operation			18	25	mA	45 MHz logic signal freq.
<b>ADuM1401 Total Supply Current, Four Channels<sup>2</sup></b>						
<b>DC to 2 Mbps</b>						
$V_{DD1}$ Supply Current	$I_{DD1(Q)}$					
5 V/3 V Operation			1.8	2.4	mA	DC to 1 MHz logic signal freq.
3 V/5 V Operation			1.0	1.6	mA	DC to 1 MHz logic signal freq.
$V_{DD2}$ Supply Current	$I_{DD2(Q)}$					
5 V/3 V Operation			0.7	1.2	mA	DC to 1 MHz logic signal freq.
3 V/5 V Operation			1.2	1.8	mA	DC to 1 MHz logic signal freq.
<b>10 Mbps (BRW and CRW Grades Only)</b>						
$V_{DD1}$ Supply Current	$I_{DD1(10)}$					
5 V/3 V Operation			7.1	9.0	mA	5 MHz logic signal freq.
3 V/5 V Operation			3.7	5.4	mA	5 MHz logic signal freq.
$V_{DD2}$ Supply Current	$I_{DD2(10)}$					
5 V/3 V Operation			2.2	3.0	mA	5 MHz logic signal freq.
3 V/5 V Operation			4.1	5.0	mA	5 MHz logic signal freq.



Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
90 Mbps (CRW Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1(90)</sub>		57	82	mA	45 MHz logic signal freq.
5 V/3 V Operation			30	52		
3 V/5 V Operation						
V <sub>DD2</sub> Supply Current	I <sub>DD2(90)</sub>		18	27	mA	45 MHz logic signal freq.
5 V/3 V Operation			31	43		
3 V/5 V Operation						
ADuM1402 Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1(Q)</sub>		1.5	2.1	mA	DC to 1 MHz logic signal freq.
5 V/3 V Operation			0.9	1.5		
3 V/5 V Operation						
V <sub>DD2</sub> Supply Current	I <sub>DD2(Q)</sub>		0.9	1.5	mA	DC to 1 MHz logic signal freq.
5 V/3 V Operation			1.5	2.1		
3 V/5 V Operation						
10 Mbps (BRW and CRW Grades Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1(10)</sub>		5.6	7.0	mA	5 MHz logic signal freq.
5 V/3 V Operation			3.0	4.2		
3 V/5 V Operation						
V <sub>DD2</sub> Supply Current	I <sub>DD2(10)</sub>		3.0	4.2	mA	5 MHz logic signal freq.
5 V/3 V Operation			5.6	7.0		
3 V/5 V Operation						
90 Mbps (CRW Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1(90)</sub>		44	62	mA	45 MHz logic signal freq.
5 V/3 V Operation			24	39		
3 V/5 V Operation						
V <sub>DD2</sub> Supply Current	I <sub>DD2(90)</sub>		24	39	mA	45 MHz logic signal freq.
5 V/3 V Operation			44	62		
3 V/5 V Operation						
For All Models						
Input Currents	I <sub>IA</sub> , I <sub>IB</sub> , I <sub>IC</sub> , I <sub>ID</sub> , I <sub>E1</sub> , I <sub>E2</sub>	-10	+0.01	+10	μA	0 V ≤ V <sub>IA</sub> , V <sub>IB</sub> , V <sub>IC</sub> , V <sub>ID</sub> ≤ V <sub>DD1</sub> or V <sub>DD2</sub> , 0 V ≤ V <sub>E1</sub> , V <sub>E2</sub> ≤ V <sub>DD1</sub> or V <sub>DD2</sub>
Logic High Input Threshold	V <sub>IH</sub> , V <sub>EH</sub>					
5 V/3 V Operation		2.0			V	
3 V/5 V Operation		1.6			V	
Logic Low Input Threshold	V <sub>IL</sub> , V <sub>EL</sub>					
5 V/3 V Operation				0.8	V	
3 V/5 V Operation				0.4	V	
Logic High Output Voltages	V <sub>OAH</sub> , V <sub>OBH</sub> , V <sub>OCH</sub> , V <sub>ODH</sub>	(V <sub>DD1</sub> or V <sub>DD2</sub> ) - 0.1	(V <sub>DD1</sub> or V <sub>DD2</sub> )		V	I <sub>OX</sub> = -20 μA, V <sub>IX</sub> = V <sub>IxH</sub>
		(V <sub>DD1</sub> or V <sub>DD2</sub> ) - 0.4	(V <sub>DD1</sub> or V <sub>DD2</sub> ) - 0.2		V	I <sub>OX</sub> = -3.2 mA, V <sub>IX</sub> = V <sub>IxH</sub>
Logic Low Output Voltages	V <sub>OAL</sub> , V <sub>OBL</sub> , V <sub>OCL</sub> , V <sub>ODL</sub>		0.0	0.1	V	I <sub>OX</sub> = 20 μA, V <sub>IX</sub> = V <sub>IxL</sub>
			0.04	0.1	V	I <sub>OX</sub> = 400 μA, V <sub>IX</sub> = V <sub>IxL</sub>
			0.2	0.4	V	I <sub>OX</sub> = 3.2 mA, V <sub>IX</sub> = V <sub>IxL</sub>
SWITCHING SPECIFICATIONS						
ADuM1400ARW/ADuM1401ARW/ADuM1402ARW						
Minimum Pulse Width <sup>3</sup>	PW			1000	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Maximum Data Rate <sup>4</sup>		1			Mbps	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay <sup>5</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	50	70	100	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Pulse Width Distortion,  t <sub>PLH</sub> - t <sub>PHL</sub>   <sup>5</sup>	PWD			40	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Change vs. Temperature			11		ps/°C	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			50	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Channel-to-Channel Matching <sup>7</sup>	t <sub>PSKCD</sub> /t <sub>PSKOD</sub>			50	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
ADuM1400BRW/ADuM1401BRW/ADuM1402BRW						
Minimum Pulse Width <sup>3</sup>	PW			100	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Maximum Data Rate <sup>4</sup>		10			Mbps	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay <sup>5</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	15	35	50	ns	C <sub>L</sub> = 15 pF, CMOS signal levels

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD		5	3	ns	$C_L = 15$ pF, CMOS signal levels
Change vs. Temperature					ps/°C	$C_L = 15$ pF, CMOS signal levels
Propagation Delay Skew <sup>6</sup>	$t_{PSK}$			22	ns	$C_L = 15$ pF, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels <sup>7</sup>	$t_{PSKCD}$			3	ns	$C_L = 15$ pF, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels <sup>7</sup>	$t_{PSKOD}$			6	ns	$C_L = 15$ pF, CMOS signal levels
<b>ADuM1400CRW/ADuM1401CRW/ADuM1402CRW</b>						
Minimum Pulse Width <sup>3</sup>	PW		8.3	11.1	ns	$C_L = 15$ pF, CMOS signal levels
Maximum Data Rate <sup>4</sup>		90	120		Mbps	$C_L = 15$ pF, CMOS signal levels
Propagation Delay <sup>5</sup>	$t_{PHL}, t_{PLH}$	20	30	40	ns	$C_L = 15$ pF, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD		0.5	2	ns	$C_L = 15$ pF, CMOS signal levels
Change vs. Temperature			3		ps/°C	$C_L = 15$ pF, CMOS signal levels
Propagation Delay Skew <sup>6</sup>	$t_{PSK}$			14	ns	$C_L = 15$ pF, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels <sup>7</sup>	$t_{PSKCD}$			2	ns	$C_L = 15$ pF, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels <sup>7</sup>	$t_{PSKOD}$			5	ns	$C_L = 15$ pF, CMOS signal levels
For All Models						
Output Disable Propagation Delay (High/Low to High Impedance)	$t_{PHZ}, t_{PLH}$		6	8	ns	$C_L = 15$ pF, CMOS signal levels
Output Enable Propagation Delay (High Impedance to High/Low)	$t_{PZH}, t_{PZL}$		6	8	ns	$C_L = 15$ pF, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	$t_r/t_f$					$C_L = 15$ pF, CMOS signal levels
5 V/3 V Operation			3.0		ns	
3 V/5 V Operation			2.5		ns	
Common-Mode Transient Immunity at Logic High Output <sup>8</sup>	$ CM_H $	25	35		kV/ $\mu$ s	$V_{ix} = V_{DD1}$ or $V_{DD2}$ , $V_{CM} = 1000$ V, transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output <sup>8</sup>	$ CM_L $	25	35		kV/ $\mu$ s	$V_{ix} = 0$ V, $V_{CM} = 1000$ V, transient magnitude = 800 V
Refresh Rate	$f_r$					
5 V/3 V Operation			1.2		Mbps	
3 V/5 V Operation			1.1		Mbps	
Input Dynamic Supply Current per Channel <sup>9</sup>	$I_{DDI(D)}$					
5 V/3 V Operation			0.19		mA/Mbps	
3 V/5 V Operation			0.10		mA/Mbps	
Output Dynamic Supply Current per Channel <sup>9</sup>	$I_{DDO(D)}$					
5 V/3 V Operation			0.03		mA/Mbps	
3 V/5 V Operation			0.05		mA/Mbps	

<sup>1</sup> All voltages are relative to their respective ground.

<sup>2</sup> The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total  $V_{DD1}$  and  $V_{DD2}$  supply currents as a function of data rate for ADuM1400/ADuM1401/ADuM1402 channel configurations.

<sup>3</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>4</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

<sup>5</sup>  $t_{PHL}$  propagation delay is measured from the 50% level of the falling edge of the  $V_{ix}$  signal to the 50% level of the falling edge of the  $V_{Ox}$  signal.  $t_{PLH}$  propagation delay is measured from the 50% level of the rising edge of the  $V_{ix}$  signal to the 50% level of the rising edge of the  $V_{Ox}$  signal.

<sup>6</sup>  $t_{PSK}$  is the magnitude of the worst-case difference in  $t_{PHL}$  or  $t_{PLH}$  that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>7</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

<sup>8</sup>  $CM_H$  is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_O > 0.8 V_{DD2}$ .  $CM_L$  is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_O < 0.8 V$ . The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

<sup>9</sup> Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

**ELECTRICAL CHARACTERISTICS—5 V, 125°C OPERATION<sup>1</sup>**

4.5 V ≤ V<sub>DD1</sub> ≤ 5.5 V, 4.5 V ≤ V<sub>DD2</sub> ≤ 5.5 V; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at T<sub>A</sub> = 25°C, V<sub>DD1</sub> = V<sub>DD2</sub> = 5 V. These specifications apply to [ADuM1400W](#), [ADuM1401W](#), and [ADuM1402W](#) automotive grade versions.

**Table 4.**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
<b>DC SPECIFICATIONS</b>						
Input Supply Current per Channel, Quiescent	I <sub>DD1(Q)</sub>		0.50	0.53	mA	
Output Supply Current per Channel, Quiescent	I <sub>DDO(Q)</sub>		0.19	0.21	mA	
<a href="#">ADuM1400W</a> , Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1(Q)</sub>		2.2	2.8	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(Q)</sub>		0.9	1.4	mA	DC to 1 MHz logic signal freq.
10 Mbps (TRWZ Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1(10)</sub>		8.6	10.6	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(10)</sub>		2.6	3.5	mA	5 MHz logic signal freq.
<a href="#">ADuM1401W</a> , Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1(Q)</sub>		1.8	2.4	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(Q)</sub>		1.2	1.8	mA	DC to 1 MHz logic signal freq.
10 Mbps (TRWZ Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1(10)</sub>		7.1	9.0	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(10)</sub>		4.1	5.0	mA	5 MHz logic signal freq.
<a href="#">ADuM1402W</a> , Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	I <sub>DD1(Q)</sub> , I <sub>DD2(Q)</sub>		1.5	2.1	mA	DC to 1 MHz logic signal freq.
10 Mbps (TRWZ Grade Only)						
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	I <sub>DD1(10)</sub> , I <sub>DD2(10)</sub>		5.6	7.0	mA	5 MHz logic signal freq.
<b>For All Models</b>						
Input Currents	I <sub>IA</sub> , I <sub>IB</sub> , I <sub>IC</sub> , I <sub>ID</sub> , I <sub>E1</sub> , I <sub>E2</sub>	-10	+0.01	+10	μA	0 V ≤ V <sub>IA</sub> , V <sub>IB</sub> , V <sub>IC</sub> , V <sub>ID</sub> ≤ V <sub>DD1</sub> or V <sub>DD2</sub> , 0 V ≤ V <sub>E1</sub> , V <sub>E2</sub> ≤ V <sub>DD1</sub> or V <sub>DD2</sub>
Logic High Input Threshold	V <sub>IH</sub> , V <sub>EH</sub>	2.0			V	
Logic Low Input Threshold	V <sub>IL</sub> , V <sub>EL</sub>			0.8	V	
Logic High Output Voltages	V <sub>OAH</sub> , V <sub>OBH</sub> , V <sub>OCH</sub> , V <sub>ODH</sub>	(V <sub>DD1</sub> or V <sub>DD2</sub> ) - 0.1	5.0		V	I <sub>OX</sub> = -20 μA, V <sub>IX</sub> = V <sub>IXH</sub>
		(V <sub>DD1</sub> or V <sub>DD2</sub> ) - 0.4	4.8		V	I <sub>OX</sub> = -3.2 mA, V <sub>IX</sub> = V <sub>IXH</sub>
Logic Low Output Voltages	V <sub>OAL</sub> , V <sub>OBL</sub> , V <sub>OCL</sub> , V <sub>ODL</sub>		0.0	0.1	V	I <sub>OX</sub> = 20 μA, V <sub>IX</sub> = V <sub>IXL</sub>
			0.04	0.1	V	I <sub>OX</sub> = 400 μA, V <sub>IX</sub> = V <sub>IXL</sub>
			0.2	0.4	V	I <sub>OX</sub> = 3.2 mA, V <sub>IX</sub> = V <sub>IXL</sub>
<b>SWITCHING SPECIFICATIONS</b>						
<a href="#">ADuM1400WSRWZ/ADuM1401WSRWZ/ADuM1402WSRWZ</a>						
Minimum Pulse Width <sup>3</sup>	PW			1000	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Maximum Data Rate <sup>4</sup>		1			Mbps	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay <sup>5</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	50	65	100	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Pulse Width Distortion,  t <sub>PLH</sub> - t <sub>PHL</sub>   <sup>5</sup>	PWD			40	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			50	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Channel-to-Channel Matching <sup>7</sup>	t <sub>PSKCD</sub> /t <sub>PSKOD</sub>			50	ns	C <sub>L</sub> = 15 pF, CMOS signal levels

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
ADuM1400WTRWZ/ADuM1401WTRWZ/ ADuM1402WTRWZ						
Minimum Pulse Width <sup>3</sup>	PW			100	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Maximum Data Rate <sup>4</sup>		10			Mbps	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay <sup>5</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	18	27	34	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Pulse Width Distortion,  t <sub>PLH</sub> – t <sub>PHL</sub>   <sup>5</sup>	PWD			3	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Change vs. Temperature			5		ps/°C	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			15	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels <sup>7</sup>	t <sub>PSKCD</sub>			3	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels <sup>7</sup>	t <sub>PSKOD</sub>			6	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
For All Models						
Output Disable Propagation Delay (High/Low to High Impedance)	t <sub>PHZ</sub> , t <sub>PLH</sub>		6	8	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Output Enable Propagation Delay (High Impedance to High/Low)	t <sub>PZH</sub> , t <sub>PZL</sub>		6	8	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Common-Mode Transient Immunity at Logic High Output <sup>8</sup>	CM <sub>H</sub>	25	35		kV/μs	V <sub>ix</sub> = V <sub>DD1</sub> /V <sub>DD2</sub> , V <sub>CM</sub> = 1000 V, transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output <sup>8</sup>	CM <sub>L</sub>	25	35		kV/μs	V <sub>ix</sub> = 0 V, V <sub>CM</sub> = 1000 V, transient magnitude = 800 V
Refresh Rate	f <sub>r</sub>		1.2		Mbps	
Input Dynamic Supply Current per Channel <sup>9</sup>	I <sub>DDI(D)</sub>		0.19		mA/Mbps	
Output Dynamic Supply Current per Channel <sup>9</sup>	I <sub>DDO(D)</sub>		0.05		mA/Mbps	

<sup>1</sup> All voltages are relative to their respective ground.

<sup>2</sup> The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate for ADuM1400W/ADuM1401W/ADuM1402W channel configurations.

<sup>3</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>4</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

<sup>5</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>ix</sub> signal to the 50% level of the falling edge of the V<sub>ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>ix</sub> signal to the 50% level of the rising edge of the V<sub>ox</sub> signal.

<sup>6</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>7</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

<sup>8</sup> CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>O</sub> > 0.8 V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>O</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

<sup>9</sup> Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

**ELECTRICAL CHARACTERISTICS—3 V, 125°C OPERATION<sup>1</sup>**

3.0 V ≤ V<sub>DD1</sub> ≤ 3.6 V, 3.0 V ≤ V<sub>DD2</sub> ≤ 3.6 V; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at T<sub>A</sub> = 25°C, V<sub>DD1</sub> = V<sub>DD2</sub> = 3.0 V. These specifications apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

**Table 5.**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
<b>DC SPECIFICATIONS</b>						
Input Supply Current per Channel, Quiescent	I <sub>DD1(Q)</sub>		0.26	0.31	mA	
Output Supply Current per Channel, Quiescent	I <sub>DDO(Q)</sub>		0.11	0.14	mA	
ADuM1400W, Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1(Q)</sub>		1.2	1.9	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(Q)</sub>		0.5	0.9	mA	DC to 1 MHz logic signal freq.
10 Mbps (TRWZ Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1(10)</sub>		4.5	6.5	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(10)</sub>		1.4	2.0	mA	5 MHz logic signal freq.
ADuM1401W, Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1(Q)</sub>		1.0	1.6	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(Q)</sub>		0.7	1.2	mA	DC to 1 MHz logic signal freq.
10 Mbps (TRWZ Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1(10)</sub>		3.7	5.4	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(10)</sub>		2.2	3.0	mA	5 MHz logic signal freq.
ADuM1402W, Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	I <sub>DD1(Q), I<sub>DD2(Q)</sub></sub>		0.9	1.5	mA	DC to 1 MHz logic signal freq.
10 Mbps (TRWZ Grade Only)						
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	I <sub>DD1(10), I<sub>DD2(10)</sub></sub>		3.0	4.2	mA	5 MHz logic signal freq.
For All Models						
Input Currents	I <sub>IA</sub> , I <sub>IB</sub> , I <sub>IC</sub> , I <sub>ID</sub> , I <sub>E1</sub> , I <sub>E2</sub>	-10	+0.01	+10	μA	0 V ≤ V <sub>IA</sub> , V <sub>IB</sub> , V <sub>IC</sub> , V <sub>ID</sub> ≤ V <sub>DD1</sub> or V <sub>DD2</sub> , 0 V ≤ V <sub>E1</sub> , V <sub>E2</sub> ≤ V <sub>DD1</sub> or V <sub>DD2</sub>
Logic High Input Threshold	V <sub>IH</sub> , V <sub>EH</sub>	1.6			V	
Logic Low Input Threshold	V <sub>IL</sub> , V <sub>EL</sub>			0.4	V	
Logic High Output Voltages	V <sub>OAH</sub> , V <sub>OBH</sub> , V <sub>OCH</sub> , V <sub>ODH</sub>	(V <sub>DD1</sub> or V <sub>DD2</sub> ) - 0.1	3.0		V	I <sub>ox</sub> = -20 μA, V <sub>ix</sub> = V <sub>IxH</sub>
		(V <sub>DD1</sub> or V <sub>DD2</sub> ) - 0.4	2.8		V	I <sub>ox</sub> = -3.2 mA, V <sub>ix</sub> = V <sub>IxH</sub>
Logic Low Output Voltages	V <sub>OAL</sub> , V <sub>OBL</sub> , V <sub>OCL</sub> , V <sub>ODL</sub>		0.0	0.1	V	I <sub>ox</sub> = 20 μA, V <sub>ix</sub> = V <sub>IxL</sub>
			0.04	0.1	V	I <sub>ox</sub> = 400 μA, V <sub>ix</sub> = V <sub>IxL</sub>
			0.2	0.4	V	I <sub>ox</sub> = 3.2 mA, V <sub>ix</sub> = V <sub>IxL</sub>
<b>SWITCHING SPECIFICATIONS</b>						
ADuM1400WSRWZ/ADuM1401WSRWZ/ ADuM1402WSRWZ						
Minimum Pulse Width <sup>3</sup>	PW			1000	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Maximum Data Rate <sup>4</sup>		1			Mbps	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay <sup>5</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	50	75	100	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Pulse Width Distortion,  t <sub>PLH</sub> - t <sub>PHL</sub>   <sup>5</sup>	PWD			40	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			50	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Channel-to-Channel Matching <sup>7</sup>	t <sub>PSKCD</sub> /t <sub>PSKOD</sub>			50	ns	C <sub>L</sub> = 15 pF, CMOS signal levels

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
ADuM1400WTRWZ/ADuM1401WTRWZ/ ADuM1402WTRWZ						
Minimum Pulse Width <sup>3</sup>	PW			100	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Maximum Data Rate <sup>4</sup>		10			Mbps	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay <sup>5</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	20	34	45	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Pulse Width Distortion,  t <sub>PLH</sub> – t <sub>PHL</sub>   <sup>5</sup>	PWD			3	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Change vs. Temperature			5		ps/°C	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			22	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels <sup>7</sup>	t <sub>PSKCD</sub>			3	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels <sup>7</sup>	t <sub>PSKOD</sub>			6	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
For All Models						
Output Disable Propagation Delay (High/Low to High Impedance)	t <sub>PHZ</sub> , t <sub>PLH</sub>		6	8	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Output Enable Propagation Delay (High Impedance to High/Low)	t <sub>PZH</sub> , t <sub>PZL</sub>		6	8	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		3		ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Common-Mode Transient Immunity at Logic High Output <sup>8</sup>	CM <sub>H</sub>	25	35		kV/μs	V <sub>ix</sub> = V <sub>DD1</sub> /V <sub>DD2</sub> , V <sub>CM</sub> = 1000 V, transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output <sup>8</sup>	CM <sub>L</sub>	25	35		kV/μs	V <sub>ix</sub> = 0 V, V <sub>CM</sub> = 1000 V, transient magnitude = 800 V
Refresh Rate	f <sub>r</sub>		1.1		Mbps	
Input Dynamic Supply Current per Channel <sup>9</sup>	I <sub>DDI (D)</sub>		0.10		mA/Mbps	
Output Dynamic Supply Current per Channel <sup>9</sup>	I <sub>DDO (D)</sub>		0.03		mA/Mbps	

<sup>1</sup> All voltages are relative to their respective ground.

<sup>2</sup> The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate for ADuM1400W/ADuM1401W/ADuM1402W channel configurations.

<sup>3</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>4</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

<sup>5</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>ix</sub> signal to the 50% level of the falling edge of the V<sub>ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>ix</sub> signal to the 50% level of the rising edge of the V<sub>ox</sub> signal.

<sup>6</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>7</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

<sup>8</sup> CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>O</sub> > 0.8 V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>O</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

<sup>9</sup> Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

**ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V, 125°C OPERATION<sup>1</sup>**

4.5 V ≤ V<sub>DD1</sub> ≤ 5.5 V, 3.0 V ≤ V<sub>DD2</sub> ≤ 3.6 V; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at T<sub>A</sub> = 25°C; V<sub>DD1</sub> = 5 V, V<sub>DD2</sub> = 3.0 V. These specifications apply to [ADuM1400W](#), [ADuM1401W](#), and [ADuM1402W](#) automotive grade versions.

**Table 6.**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
<b>DC SPECIFICATIONS</b>						
Input Supply Current per Channel, Quiescent	I <sub>DD1(Q)</sub>		0.50	0.53	mA	
Output Supply Current per Channel, Quiescent	I <sub>DDO(Q)</sub>		0.11	0.14	mA	
<a href="#">ADuM1400W</a> , Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1(Q)</sub>		2.2	2.8	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(Q)</sub>		0.5	0.9	mA	DC to 1 MHz logic signal freq.
10 Mbps (TRWZ Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1(10)</sub>		8.6	10.6	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(10)</sub>		1.4	2.0	mA	5 MHz logic signal freq.
<a href="#">ADuM1401W</a> , Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1(Q)</sub>		1.8	2.4	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(Q)</sub>		0.7	1.2	mA	DC to 1 MHz logic signal freq.
10 Mbps (TRWZ Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1(10)</sub>		7.1	9.0	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(10)</sub>		2.2	3.0	mA	5 MHz logic signal freq.
<a href="#">ADuM1402W</a> , Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1(Q)</sub>		1.5	2.1	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(Q)</sub>		0.9	1.5	mA	DC to 1 MHz logic signal freq.
10 Mbps (TRWZ Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1(10)</sub>		5.6	7.0	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(10)</sub>		3.0	4.2	mA	5 MHz logic signal freq.
<b>For All Models</b>						
Input Currents	I <sub>IA</sub> , I <sub>IB</sub> , I <sub>IC</sub> , I <sub>ID</sub> , I <sub>E1</sub> , I <sub>E2</sub>	-10	+0.01	+10	μA	0 V ≤ V <sub>IA</sub> , V <sub>IB</sub> , V <sub>IC</sub> , V <sub>ID</sub> ≤ V <sub>DD1</sub> or V <sub>DD2</sub> , 0 V ≤ V <sub>E1</sub> , V <sub>E2</sub> ≤ V <sub>DD1</sub> or V <sub>DD2</sub>
Logic High Input Threshold	V <sub>IH</sub> , V <sub>EH</sub>					
5 V/3 V Operation		2.0			V	
3 V/5 V Operation		1.6			V	
Logic Low Input Threshold	V <sub>IL</sub> , V <sub>EL</sub>					
5 V/3 V Operation				0.8	V	
3 V/5 V Operation				0.4	V	
Logic High Output Voltages	V <sub>OAH</sub> , V <sub>OBH</sub> , V <sub>OCH</sub> , V <sub>ODH</sub>	(V <sub>DD1</sub> or V <sub>DD2</sub> ) - 0.1	V <sub>DD1</sub> or V <sub>DD2</sub>		V	I <sub>Ox</sub> = -20 μA, V <sub>Ix</sub> = V <sub>IxH</sub>
		(V <sub>DD1</sub> or V <sub>DD2</sub> ) - 0.4	V <sub>DD1</sub> , V <sub>DD2</sub> - 0.2		V	I <sub>Ox</sub> = -3.2 mA, V <sub>Ix</sub> = V <sub>IxH</sub>
Logic Low Output Voltages	V <sub>OAL</sub> , V <sub>OBL</sub> , V <sub>OCL</sub> , V <sub>ODL</sub>		0.0	0.1	V	I <sub>Ox</sub> = 20 μA, V <sub>Ix</sub> = V <sub>IxL</sub>
			0.04	0.1	V	I <sub>Ox</sub> = 400 μA, V <sub>Ix</sub> = V <sub>IxL</sub>
			0.2	0.4	V	I <sub>Ox</sub> = 3.2 mA, V <sub>Ix</sub> = V <sub>IxL</sub>
<b>SWITCHING SPECIFICATIONS</b>						
<a href="#">ADuM1400WSRWZ/ADuM1401WSRWZ/ADuM1402WSRWZ</a>						
Minimum Pulse Width <sup>3</sup>	PW			1000	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Maximum Data Rate <sup>4</sup>		1			Mbps	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay <sup>5</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	50	70	100	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Pulse Width Distortion,  t <sub>PLH</sub> - t <sub>PHL</sub>   <sup>5</sup>	PWD			40	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			50	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Channel-to-Channel Matching <sup>7</sup>	t <sub>PSKCD</sub> /t <sub>PSKOD</sub>			50	ns	C <sub>L</sub> = 15 pF, CMOS signal levels



Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
ADuM1400WTRWZ/ADuM1401WTRWZ/ ADuM1402WTRWZ						
Minimum Pulse Width <sup>3</sup>	PW			100	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Maximum Data Rate <sup>4</sup>		10			Mbps	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay <sup>5</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	20	30	40	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Pulse Width Distortion,  t <sub>PLH</sub> – t <sub>PHL</sub>   <sup>5</sup>	PWD			3	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Change vs. Temperature			5		ps/°C	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			22	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels <sup>7</sup>	t <sub>PSKCD</sub>			3	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels <sup>7</sup>	t <sub>PSKOD</sub>			6	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
For All Models						
Output Disable Propagation Delay (High/Low to High Impedance)	t <sub>PHZ</sub> , t <sub>PLH</sub>		6	8	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Output Enable Propagation Delay (High Impedance to High/Low)	t <sub>PZH</sub> , t <sub>PZL</sub>		6	8	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		3.0		ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Common-Mode Transient Immunity at Logic High Output <sup>8</sup>	CM <sub>H</sub>	25	35		kV/μs	V <sub>ix</sub> = V <sub>DD1</sub> /V <sub>DD2</sub> , V <sub>CM</sub> = 1000 V, transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output <sup>8</sup>	CM <sub>L</sub>	25	35		kV/μs	V <sub>ix</sub> = 0 V, V <sub>CM</sub> = 1000 V, transient magnitude = 800 V
Refresh Rate	f <sub>r</sub>		1.2		Mbps	
Input Dynamic Supply Current per Channel <sup>9</sup>	I <sub>DDI (D)</sub>		0.19		mA/Mbps	
Output Dynamic Supply Current per Channel <sup>9</sup>	I <sub>DDO (D)</sub>		0.03		mA/Mbps	

<sup>1</sup> All voltages are relative to their respective ground.

<sup>2</sup> The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate for ADuM1400W/ADuM1401W/ADuM1402W channel configurations.

<sup>3</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>4</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

<sup>5</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>ix</sub> signal to the 50% level of the falling edge of the V<sub>ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>ix</sub> signal to the 50% level of the rising edge of the V<sub>ox</sub> signal.

<sup>6</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>7</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

<sup>8</sup> CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>O</sub> > 0.8 V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>O</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

<sup>9</sup> Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

**ELECTRICAL CHARACTERISTICS—MIXED 3 V/5 V, 125°C OPERATION<sup>1</sup>**

3.0 V ≤ V<sub>DD1</sub> ≤ 3.6 V, 4.5 V ≤ V<sub>DD2</sub> ≤ 5.5 V; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at T<sub>A</sub> = 25°C; V<sub>DD1</sub> = 3.0 V, V<sub>DD2</sub> = 5 V. These specifications apply to [ADuM1400W](#), [ADuM1401W](#), and [ADuM1402W](#) automotive grade versions.

**Table 7.**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
<b>DC SPECIFICATIONS</b>						
Input Supply Current per Channel, Quiescent	I <sub>DD1(Q)</sub>		0.26	0.31	mA	
Output Supply Current per Channel, Quiescent	I <sub>DD0(Q)</sub>		0.19	0.21	mA	
<a href="#">ADuM1400W</a> , Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1(Q)</sub>		1.2	1.9	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(Q)</sub>		0.9	1.4	mA	DC to 1 MHz logic signal freq.
10 Mbps (TRWZ Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1(10)</sub>		4.5	6.5	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(10)</sub>		2.6	3.5	mA	5 MHz logic signal freq.
<a href="#">ADuM1401W</a> , Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1(Q)</sub>		1.0	1.6	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(Q)</sub>		1.2	1.8	mA	DC to 1 MHz logic signal freq.
10 Mbps (TRWZ Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1(10)</sub>		3.7	5.4	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(10)</sub>		4.1	5.0	mA	5 MHz logic signal freq.
<a href="#">ADuM1402W</a> , Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1(Q)</sub>		0.9	1.5	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(Q)</sub>		1.5	2.1	mA	DC to 1 MHz logic signal freq.
10 Mbps (TRWZ Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1(10)</sub>		3.0	4.2	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2(10)</sub>		5.6	7.0	mA	5 MHz logic signal freq.
For All Models						
Input Currents	I <sub>IA</sub> , I <sub>IB</sub> , I <sub>IC</sub> , I <sub>ID</sub> , I <sub>E1</sub> , I <sub>E2</sub>	-10	+0.01	+10	μA	0 V ≤ V <sub>IA</sub> , V <sub>IB</sub> , V <sub>IC</sub> , V <sub>ID</sub> ≤ V <sub>DD1</sub> or V <sub>DD2</sub> , 0 V ≤ V <sub>E1</sub> , V <sub>E2</sub> ≤ V <sub>DD1</sub> or V <sub>DD2</sub>
Logic High Input Threshold	V <sub>IH</sub> , V <sub>EH</sub>	1.6			V	
Logic Low Input Threshold	V <sub>IL</sub> , V <sub>EL</sub>			0.4	V	
Logic High Output Voltages	V <sub>OAH</sub> , V <sub>OBH</sub> , V <sub>OCH</sub> , V <sub>ODH</sub>	(V <sub>DD1</sub> or V <sub>DD2</sub> ) - 0.1	V <sub>DD1</sub> , V <sub>DD2</sub>		V	I <sub>OX</sub> = -20 μA, V <sub>IX</sub> = V <sub>IxH</sub>
		(V <sub>DD1</sub> or V <sub>DD2</sub> ) - 0.4	V <sub>DD1</sub> , V <sub>DD2</sub> - 0.2		V	I <sub>OX</sub> = -3.2 mA, V <sub>IX</sub> = V <sub>IxH</sub>
Logic Low Output Voltages	V <sub>OAL</sub> , V <sub>OBL</sub> , V <sub>OCL</sub> , V <sub>ODL</sub>		0.0	0.1	V	I <sub>OX</sub> = 20 μA, V <sub>IX</sub> = V <sub>IxL</sub>
			0.04	0.1	V	I <sub>OX</sub> = 400 μA, V <sub>IX</sub> = V <sub>IxL</sub>
			0.2	0.4	V	I <sub>OX</sub> = 3.2 mA, V <sub>IX</sub> = V <sub>IxL</sub>
<b>SWITCHING SPECIFICATIONS</b>						
<a href="#">ADuM1400WSRWZ/ADuM1401WSRWZ/ADuM1402WSRWZ</a>						
Minimum Pulse Width <sup>3</sup>	PW			1000	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Maximum Data Rate <sup>4</sup>		1			Mbps	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay <sup>5</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	50	70	100	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Pulse Width Distortion,  t <sub>PLH</sub> - t <sub>PHL</sub>   <sup>5</sup>	PWD			40	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			50	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Channel-to-Channel Matching <sup>7</sup>	t <sub>PSKCD</sub> /t <sub>PSKOD</sub>			50	ns	C <sub>L</sub> = 15 pF, CMOS signal levels

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
ADuM1400WTRWZ/ADuM1401WTRWZ/ ADuM1402WTRWZ						
Minimum Pulse Width <sup>3</sup>	PW			100	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Maximum Data Rate <sup>4</sup>		10			Mbps	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay <sup>5</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	20	30	40	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Pulse Width Distortion,  t <sub>PLH</sub> – t <sub>PHL</sub> ] <sup>5</sup>	PWD			3	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Change vs. Temperature			5		ps/°C	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			22	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels <sup>7</sup>	t <sub>PSKCD</sub>			3	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Opposing- Directional Channels <sup>7</sup>	t <sub>PSKOD</sub>			6	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
For All Models						
Output Disable Propagation Delay (High/Low to High Impedance)	t <sub>PHZ</sub> , t <sub>PLH</sub>		6	8	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Output Enable Propagation Delay (High Impedance to High/Low)	t <sub>PZH</sub> , t <sub>PZL</sub>		6	8	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Common-Mode Transient Immunity at Logic High Output <sup>8</sup>	CM <sub>H</sub>	25	35		kV/μs	V <sub>ix</sub> = V <sub>DD1</sub> /V <sub>DD2</sub> , V <sub>CM</sub> = 1000 V, transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output <sup>8</sup>	CM <sub>L</sub>	25	35		kV/μs	V <sub>ix</sub> = 0 V, V <sub>CM</sub> = 1000 V, transient magnitude = 800 V
Refresh Rate	f <sub>r</sub>		1.1		Mbps	
Input Dynamic Supply Current per Channel <sup>9</sup>	I <sub>DDI (D)</sub>		0.10		mA/Mbps	
Output Dynamic Supply Current per Channel <sup>9</sup>	I <sub>DDO (D)</sub>		0.05		mA/Mbps	

<sup>1</sup> All voltages are relative to their respective ground.

<sup>2</sup> The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate for ADuM1400W/ADuM1401W/ADuM1402W channel configurations.

<sup>3</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>4</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

<sup>5</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>ix</sub> signal to the 50% level of the falling edge of the V<sub>ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>ix</sub> signal to the 50% level of the rising edge of the V<sub>ox</sub> signal.

<sup>6</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>7</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

<sup>8</sup> CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>O</sub> > 0.8 V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>O</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

<sup>9</sup> Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

## PACKAGE CHARACTERISTICS

Table 8.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Resistance (Input to Output) <sup>1</sup>	$R_{i-o}$		10 <sup>12</sup>		$\Omega$	f = 1 MHz
Capacitance (Input to Output) <sup>1</sup>	$C_{i-o}$		2.2		pF	
Input Capacitance <sup>2</sup>	$C_i$		4.0		pF	Thermocouple located at center of package underside
IC Junction to Case Thermal Resistance, Side 1	$\theta_{jci}$		33		$^{\circ}\text{C}/\text{W}$	
IC Junction to Case Thermal Resistance, Side 2	$\theta_{jco}$		28		$^{\circ}\text{C}/\text{W}$	

<sup>1</sup> Device is considered a 2-terminal device; Pin 1, Pin 2, Pin 3, Pin 4, Pin 5, Pin 6, Pin 7, and Pin 8 are shorted together and Pin 9, Pin 10, Pin 11, Pin 12, Pin 13, Pin 14, Pin 15, and Pin 16 are shorted together.

<sup>2</sup> Input capacitance is from any input data pin to ground.

## REGULATORY INFORMATION

The ADuM1400/ADuM1401/ADuM1402 are approved by the organizations listed in Table 9. Refer to Table 14 and the Insulation Lifetime section for details regarding recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

Table 9.

UL	CSA	VDE	CQC	TÜV
Recognized Under UL 1577 Component Recognition Program <sup>1</sup>	Approved under CSA Component Acceptance Notice 5A	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 <sup>2</sup>	Approved under CQC11-471543-2012	Approved according to IEC 61010-1:2001 (2 <sup>nd</sup> Edition), EN 61010-1:2001 (2 <sup>nd</sup> Edition), UL 61010-1:2004, and CSA C22.2.61010.1:2005
Single Protection, 2500 V rms Isolation Voltage	Basic insulation per CSA 60950-1-03 and IEC 60950-1, 780 V rms (1103 V peak) maximum working voltage Reinforced insulation per CSA 60950-1-03 and IEC 60950-1, 390 V rms (551 V peak) maximum working voltage	Reinforced insulation, 560 V peak	Basic Insulation per GB4943.1-2011, 415 V rms (588 V peak) maximum working voltage, tropical climate, altitude $\leq$ 5000 m	Reinforced insulation, 400 V rms maximum working voltage
File E214100	File 205078	File 2471900-4880-0001	File CQC14001114900	Certificate U8V 05 06 56232 002

<sup>1</sup> In accordance with UL 1577, each ADuM1400/ADuM1401/ADuM1402 is proof tested by applying an insulation test voltage  $\geq$  3000 V rms for 1 sec (current leakage detection limit = 5  $\mu\text{A}$ ).

<sup>2</sup> In accordance with DIN V VDE V 0884-10, each ADuM1400/ADuM1401/ADuM1402 is proof tested by applying an insulation test voltage  $\geq$  1050 V peak for 1 sec (partial discharge detection limit = 5 pC). The asterisk (\*) marking branded on the component designates DIN V VDE V 0884-10 approval.

## INSULATION AND SAFETY RELATED SPECIFICATIONS

Table 10.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		2500	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L(I01)	7.8 min	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	7.8 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Clearance in the Plane of the Printed Circuit Board (PCB Clearance)	L(PCB)	8.3 min	mm	Measured from input terminals to output terminals, shortest distance through air, and line of sight, in the PCB mounting plane
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>400	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		II		Material Group (DIN VDE 0110, 1/89, Table 1)

**DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS**

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The asterisk (\*) marking on packages denotes DIN V VDE V 0884-10 approval.

**Table 11.**

Description	Conditions	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110 For Rated Mains Voltage ≤ 150 V rms For Rated Mains Voltage ≤ 300 V rms For Rated Mains Voltage ≤ 400 V rms			I to IV I to III I to II	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		V <sub>IORM</sub>	560	V peak
Input to Output Test Voltage, Method B1	V <sub>IORM</sub> × 1.875 = V <sub>PR</sub> , 100% production test, t <sub>m</sub> = 1 sec, partial discharge < 5 pC	V <sub>PR</sub>	1050	V peak
Input to Output Test Voltage, Method A	V <sub>IORM</sub> × 1.6 = V <sub>PR</sub> , t <sub>m</sub> = 60 sec, partial discharge < 5 pC	V <sub>PR</sub>	896	V peak
After Environmental Tests Subgroup 1			672	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	V <sub>IORM</sub> × 1.2 = V <sub>PR</sub> , t <sub>m</sub> = 60 sec, partial discharge < 5 pC			
Highest Allowable Overtoltage	Transient overvoltage, t <sub>TR</sub> = 10 seconds	V <sub>TR</sub>	4000	V peak
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 4)			
Case Temperature		T <sub>S</sub>	150	°C
Side 1 Current		I <sub>S1</sub>	265	mA
Side 2 Current		I <sub>S2</sub>	335	mA
Insulation Resistance at T <sub>S</sub>	V <sub>IO</sub> = 500 V	R <sub>S</sub>	>10 <sup>9</sup>	Ω




Figure 4. Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN V VDE V 0884-10

**RECOMMENDED OPERATING CONDITIONS**

**Table 12.**

Parameter	Rating
Operating Temperature (T <sub>A</sub> ) <sup>1</sup>	-40°C to +105°C
Operating Temperature (T <sub>A</sub> ) <sup>2</sup>	-40°C to +125°C
Supply Voltages (V <sub>DD1</sub> , V <sub>DD2</sub> ) <sup>1,3</sup>	2.7 V to 5.5 V
Supply Voltages (V <sub>DD1</sub> , V <sub>DD2</sub> ) <sup>2,3</sup>	3.0 V to 5.5 V
Input Signal Rise and Fall Times	1.0 ms

<sup>1</sup> Does not apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.  
<sup>2</sup> Applies to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.  
<sup>3</sup> All voltages are relative to their respective ground. See the DC Correctness and Magnetic Field Immunity section for information on immunity to external magnetic fields.

## ABSOLUTE MAXIMUM RATINGS

Ambient temperature = 25°C, unless otherwise noted.

Table 13.

Parameter	Rating
Storage Temperature (T <sub>ST</sub> )	–65°C to +150°C
Ambient Operating Temperature (T <sub>A</sub> ) <sup>1</sup>	–40°C to +105°C
Ambient Operating Temperature (T <sub>A</sub> ) <sup>2</sup>	–40°C to +125°C
Supply Voltages (V <sub>DD1</sub> , V <sub>DD2</sub> ) <sup>3</sup>	–0.5 V to +7.0 V
Input Voltage (V <sub>IA</sub> , V <sub>IB</sub> , V <sub>IC</sub> , V <sub>ID</sub> , V <sub>E1</sub> , V <sub>E2</sub> ) <sup>3,4</sup>	–0.5 V to V <sub>DD1</sub> + 0.5 V
Output Voltage (V <sub>OA</sub> , V <sub>OB</sub> , V <sub>OC</sub> , V <sub>OD</sub> ) <sup>3,4</sup>	–0.5 V to V <sub>DDO</sub> + 0.5 V
Average Output Current per Pin <sup>5</sup>	
Side 1 (I <sub>O1</sub> )	–18 mA to +18 mA
Side 2 (I <sub>O2</sub> )	–22 mA to +22 mA
Common-Mode Transients <sup>6</sup>	–100 kV/μs to +100 kV/μs

<sup>1</sup> Does not apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

<sup>2</sup> Applies to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

<sup>3</sup> All voltages are relative to their respective ground.

<sup>4</sup> V<sub>DD1</sub> and V<sub>DDO</sub> refer to the supply voltages on the input and output sides of a given channel, respectively. See the PC Board Layout section.

<sup>5</sup> See Figure 4 for maximum rated current values for various temperatures.

<sup>6</sup> This refers to common-mode transients across the insulation barrier.

Common-mode transients exceeding the Absolute Maximum Ratings may cause latch-up or permanent damage.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Table 14. Maximum Continuous Working Voltage<sup>1</sup>

Parameter	Max	Unit	Constraint
AC Voltage, Bipolar Waveform	565	V peak	50-year minimum lifetime
AC Voltage, Unipolar Waveform			
Basic Insulation	1131	V peak	Maximum approved working voltage per IEC 60950-1
Reinforced Insulation	560	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10
DC Voltage			
Basic Insulation	1131	V peak	Maximum approved working voltage per IEC 60950-1
Reinforced Insulation	560	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10

<sup>1</sup> Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.


Table 15. Truth Table (Positive Logic)

V <sub>ix</sub> Input <sup>1</sup>	V <sub>Ex</sub> Input <sup>1,2</sup>	V <sub>DD1</sub> State <sup>1</sup>	V <sub>DDO</sub> State <sup>1</sup>	V <sub>Ox</sub> Output <sup>1</sup>	Notes
H	H or NC	Powered	Powered	H	
L	H or NC	Powered	Powered	L	
X	L	Powered	Powered	Z	
X	H or NC	Unpowered	Powered	H	Outputs return to the input state within 1 μs of V <sub>DD1</sub> power restoration.
X	L	Unpowered	Powered	Z	
X	X	Powered	Unpowered	Indeterminate	Outputs return to the input state within 1 μs of V <sub>DDO</sub> power restoration if the V <sub>Ex</sub> state is H or NC. Outputs return to a high impedance state within 8 ns of V <sub>DDO</sub> power restoration if the V <sub>Ex</sub> state is L.

<sup>1</sup> V<sub>ix</sub> and V<sub>Ox</sub> refer to the input and output signals of a given channel (A, B, C, or D). V<sub>Ex</sub> refers to the output enable signal on the same side as the V<sub>Ox</sub> outputs. V<sub>DD1</sub> and V<sub>DDO</sub> refer to the supply voltages on the input and output sides of the given channel, respectively.

<sup>2</sup> In noisy environments, connecting V<sub>Ex</sub> to an external logic high or low is recommended.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



NC = NO CONNECT


\*PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO GND<sub>1</sub> IS RECOMMENDED. PIN 9 AND PIN 15 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO GND<sub>2</sub> IS RECOMMENDED.

Figure 5. ADuM1400 Pin Configuration

Table 16. ADuM1400 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1.
2	GND <sub>1</sub>	Ground 1. Ground reference for Isolator Side 1.
3	V <sub>IA</sub>	Logic Input A.
4	V <sub>IB</sub>	Logic Input B.
5	V <sub>IC</sub>	Logic Input C.
6	V <sub>ID</sub>	Logic Input D.
7	NC	No Connect.
8	GND <sub>1</sub>	Ground 1. Ground reference for Isolator Side 1.
9	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2.
10	V <sub>E2</sub>	Output Enable 2. Active high logic input. V <sub>OA</sub> , V <sub>OB</sub> , V <sub>OC</sub> , and V <sub>OD</sub> outputs are enabled when V <sub>E2</sub> is high or disconnected. V <sub>OA</sub> , V <sub>OB</sub> , V <sub>OC</sub> , and V <sub>OD</sub> outputs are disabled when V <sub>E2</sub> is low. In noisy environments, connecting V <sub>E2</sub> to an external logic high or low is recommended.
11	V <sub>OD</sub>	Logic Output D.
12	V <sub>OC</sub>	Logic Output C.
13	V <sub>OB</sub>	Logic Output B.
14	V <sub>OA</sub>	Logic Output A.
15	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2.
16	V <sub>DD2</sub>	Supply Voltage for Isolator Side 2.






\*PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO GND<sub>1</sub> IS RECOMMENDED. PIN 9 AND PIN 15 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO GND<sub>2</sub> IS RECOMMENDED.

Figure 6. ADuM1401 Pin Configuration

Table 17. ADuM1401 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1.
2	GND <sub>1</sub>	Ground 1. Ground reference for Isolator Side 1.
3	V <sub>IA</sub>	Logic Input A.
4	V <sub>IB</sub>	Logic Input B.
5	V <sub>IC</sub>	Logic Input C.
6	V <sub>OD</sub>	Logic Output D.
7	V <sub>E1</sub>	Output Enable 1. Active high logic input. V <sub>OD</sub> output is enabled when V <sub>E1</sub> is high or disconnected. V <sub>OD</sub> is disabled when V <sub>E1</sub> is low. In noisy environments, connecting V <sub>E1</sub> to an external logic high or low is recommended.
8	GND <sub>1</sub>	Ground 1. Ground reference for Isolator Side 1.
9	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2.
10	V <sub>E2</sub>	Output Enable 2. Active high logic input. V <sub>OA</sub> , V <sub>OB</sub> , and V <sub>OC</sub> outputs are enabled when V <sub>E2</sub> is high or disconnected. V <sub>OA</sub> , V <sub>OB</sub> , and V <sub>OC</sub> outputs are disabled when V <sub>E2</sub> is low. In noisy environments, connecting V <sub>E2</sub> to an external logic high or low is recommended.
11	V <sub>ID</sub>	Logic Input D.
12	V <sub>OC</sub>	Logic Output C.
13	V <sub>OB</sub>	Logic Output B.
14	V <sub>OA</sub>	Logic Output A.
15	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2.
16	V <sub>DD2</sub>	Supply Voltage for Isolator Side 2.



\*PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO GND<sub>1</sub> IS RECOMMENDED. PIN 9 AND PIN 15 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO GND<sub>2</sub> IS RECOMMENDED.

Figure 7. ADuM1402 Pin Configuration

Table 18. ADuM1402 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1.
2	GND <sub>1</sub>	Ground 1. Ground reference for Isolator Side 1.
3	V <sub>IA</sub>	Logic Input A.
4	V <sub>IB</sub>	Logic Input B.
5	V <sub>OC</sub>	Logic Output C.
6	V <sub>OD</sub>	Logic Output D.
7	V <sub>E1</sub>	Output Enable 1. Active high logic input. V <sub>OC</sub> and V <sub>OD</sub> outputs are enabled when V <sub>E1</sub> is high or disconnected. V <sub>OC</sub> and V <sub>OD</sub> outputs are disabled when V <sub>E1</sub> is low. In noisy environments, connecting V <sub>E1</sub> to an external logic high or low is recommended.
8	GND <sub>1</sub>	Ground 1. Ground reference for Isolator Side 1.
9	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2.
10	V <sub>E2</sub>	Output Enable 2. Active high logic input. V <sub>OA</sub> and V <sub>OB</sub> outputs are enabled when V <sub>E2</sub> is high or disconnected. V <sub>OA</sub> and V <sub>OB</sub> outputs are disabled when V <sub>E2</sub> is low. In noisy environments, connecting V <sub>E2</sub> to an external logic high or low is recommended.
11	V <sub>ID</sub>	Logic Input D.
12	V <sub>IC</sub>	Logic Input C.
13	V <sub>OB</sub>	Logic Output B.
14	V <sub>OA</sub>	Logic Output A.
15	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2.
16	V <sub>DD2</sub>	Supply Voltage for Isolator Side 2.

### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 8. Typical Input Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation




Figure 11. Typical ADuM1400 V<sub>DD1</sub> Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 9. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load)




Figure 12. Typical ADuM1400 V<sub>DD2</sub> Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 10. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (15 pF Output Load)




Figure 13. Typical ADuM1401 V<sub>DD1</sub> Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 14. Typical ADuM1401  $V_{DD2}$  Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 16. Propagation Delay vs. Temperature, C Grade




Figure 15. Typical ADuM1402  $V_{DD1}$  or  $V_{DD2}$  Supply Current vs. Data Rate for 5 V and 3 V Operation

# APPLICATIONS INFORMATION

## PC BOARD LAYOUT

The ADuM1400/ADuM1401/ADuM1402 digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (see Figure 17). Bypass capacitors are most conveniently connected between Pin 1 and Pin 2 for V<sub>DD1</sub> and between Pin 15 and Pin 16 for V<sub>DD2</sub>. The capacitor value should be between 0.01 μF and 0.1 μF. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm. Bypassing between Pin 1 and Pin 8 and between Pin 9 and Pin 16 should also be considered, unless the ground pair on each package side is connected close to the package.




Figure 17. Recommended Printed Circuit Board Layout

In applications involving high common-mode transients, care should be taken to ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout should be designed such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this could cause voltage differentials between pins exceeding the Absolute Maximum Ratings of the device, thereby leading to latch-up or permanent damage.

See the AN-1109 Application Note for board layout guidelines.

## PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The propagation delay to a Logic 0 output may differ from the propagation delay to a Logic 1 output.




Figure 18. Propagation Delay Parameters

Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the timing of the input signal is preserved.

Channel-to-channel matching refers to the maximum amount the propagation delay differs between channels within a single ADuM1400/ADuM1401/ADuM1402 component.

Propagation delay skew refers to the maximum amount the propagation delay differs between multiple ADuM1400/ADuM1401/ADuM1402 components operating under the same conditions.

## DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than ~1 μs, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. If the decoder receives no internal pulses of more than about 5 μs, the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default state (see Table 15) by the watchdog timer circuit.

The limitation on the magnetic field immunity of the ADuM1400/ADuM1401/ADuM1402 is set by the condition in which induced voltage in the receiving coil of the transformer is sufficiently large enough to either falsely set or reset the decoder. The following analysis defines the conditions under which this may occur. The 3 V operating condition of the ADuM1400/ADuM1401/ADuM1402 is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt)\sum I r_n^2; n = 1, 2, \dots, N$$

where:

$\beta$  is magnetic flux density (gauss).

$N$  is the number of turns in the receiving coil.

$r_n$  is the radius of the  $n^{\text{th}}$  turn in the receiving coil (cm).

Given the geometry of the receiving coil in the ADuM1400/ADuM1401/ADuM1402 and an imposed requirement that the induced voltage be 50% at most of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 19.




Figure 19. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse (and has the worst-case polarity), it reduces the received pulse from >1.0 V to 0.75 V—still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADuM1400/ADuM1401/ADuM1402 transformers. Figure 20 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown, the ADuM1400/ADuM1401/ADuM1402 are extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. For the 1 MHz example noted, one would have to place a 0.5 kA current 5 mm away from the ADuM1400/ADuM1401/ADuM1402 to affect the operation of the component.




Figure 20. Maximum Allowable Current for Various Current-to-ADuM1400/ADuM1401/ADuM1402 Spacings

Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces could induce error voltages sufficiently large enough to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

**POWER CONSUMPTION**

The supply current at a given channel of the ADuM1400/ADuM1401/ADuM1402 isolator is a function of the supply voltage, the data rate of the channel, and the output load of the channel.

For each input channel, the supply current is given by

$$I_{DDI} = I_{DDI(Q)} \quad f \leq 0.5 f_r$$

$$I_{DDI} = I_{DDI(D)} \times (2f - f_r) + I_{DDI(Q)} \quad f > 0.5 f_r$$

For each output channel, the supply current is given by

$$I_{DDO} = I_{DDO(Q)} \quad f \leq 0.5 f_r$$

$$I_{DDO} = (I_{DDO(D)} + (0.5 \times 10^{-3}) \times C_L \times V_{DDO}) \times (2f - f_r) + I_{DDO(Q)} \quad f > 0.5 f_r$$

where:

$I_{DDI(D)}$ ,  $I_{DDO(D)}$  are the input and output dynamic supply currents per channel (mA/Mbps).

$C_L$  is the output load capacitance (pF).

$V_{DDO}$  is the output supply voltage (V).

$f$  is the input logic signal frequency (MHz); it is half of the input data rate expressed in units of Mbps.

$f_r$  is the input stage refresh rate (Mbps).

$I_{DDI(Q)}$ ,  $I_{DDO(Q)}$  are the specified input and output quiescent supply currents (mA).

To calculate the total  $V_{DD1}$  and  $V_{DD2}$  supply current, the supply currents for each input and output channel corresponding to  $V_{DD1}$  and  $V_{DD2}$  are calculated and totaled. Figure 8 and Figure 9 provide per-channel supply currents as a function of data rate for an unloaded output condition. Figure 10 provides per-channel supply current as a function of data rate for a 15 pF output condition. Figure 11 through Figure 15 provide total  $V_{DD1}$  and  $V_{DD2}$  supply current as a function of data rate for ADuM1400/ADuM1401/ADuM1402 channel configurations.

## INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the [ADuM1400/ADuM1401/ADuM1402](#).

Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in Table 14 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than a 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.

The insulation lifetime of the [ADuM1400/ADuM1401/ADuM1402](#) depends on the voltage waveform type imposed across the isolation barrier. The *iCoupler* insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 21, Figure 22, and Figure 23 illustrate these different isolation voltage waveforms, respectively.

Bipolar ac voltage is the most stringent environment. The goal of a 50-year operating lifetime under the ac bipolar condition determines the Analog Devices recommended maximum working voltage.

In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower, which allows operation at higher working voltages while still achieving a 50-year service life. The working voltages listed in Table 14 can be applied while maintaining the 50-year minimum lifetime, provided the voltage conforms to either the unipolar ac or dc voltage cases. Any cross-insulation voltage waveform that does not conform to Figure 22 or Figure 23 should be treated as a bipolar ac waveform, and its peak voltage should be limited to the 50-year lifetime voltage value listed in Table 14.

Note that the voltage presented in Figure 22 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.




Figure 21. Bipolar AC Waveform




Figure 22. Unipolar AC Waveform





Figure 23. DC Waveform



OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013-AA  
 CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS  
 (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR  
 REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

03-27-2007-B

Figure 24. 16-Lead Standard Small Outline Package [SOIC\_W]  
 Wide Body (RW-16)  
 Dimensions shown in millimeters and (inches)

ORDERING GUIDE

Model <sup>1, 2, 3, 4</sup>	Number of Inputs, V <sub>DD1</sub> Side	Number of Inputs, V <sub>DD2</sub> Side	Maximum Data Rate (Mbps)	Maximum Propagation Delay, 5 V (ns)	Maximum Pulse Width Distortion (ns)	Temperature Range	Package Description	Package Option
ADuM1400ARW	4	0	1	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1400BRW	4	0	10	50	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1400CRW	4	0	90	32	2	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1400ARWZ	4	0	1	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1400BRWZ	4	0	10	50	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1400CRWZ	4	0	90	32	2	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1400WSRWZ	4	0	1	100	40	-40°C to +125°C	16-Lead SOIC_W	RW-16
ADuM1400WTRWZ	4	0	10	34	3	-40°C to +125°C	16-Lead SOIC_W	RW-16
ADuM1401ARW	3	1	1	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1401BRW	3	1	10	50	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1401CRW	3	1	90	32	2	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1401ARWZ	3	1	1	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1401BRWZ	3	1	10	50	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1401CRWZ	3	1	90	32	2	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1401WSRWZ	3	1	1	100	40	-40°C to +125°C	16-Lead SOIC_W	RW-16
ADuM1401WTRWZ	3	1	10	34	3	-40°C to +125°C	16-Lead SOIC_W	RW-16
ADuM1402ARW	2	2	1	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1402BRW	2	2	10	50	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1402CRW	2	2	90	32	2	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1402ARWZ	2	2	1	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1402BRWZ	2	2	10	50	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1402CRWZ	2	2	90	32	2	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1402WSRWZ	2	2	1	100	40	-40°C to +125°C	16-Lead SOIC_W	RW-16
ADuM1402WTRWZ	2	2	10	34	3	-40°C to +125°C	16-Lead SOIC_W	RW-16
EVAL-ADuMQSEBZ							Evaluation Board	

<sup>1</sup> Z = RoHS Compliant Part.

<sup>2</sup> W = Qualified for Automotive Applications.

<sup>3</sup> Tape and reel are available. The addition of an -RL suffix designates a 13" (1,000 units) tape and reel option.

<sup>4</sup> No tape and reel option is available for the ADuM1400CRW or ADuM1402BRW models.

**AUTOMOTIVE PRODUCTS**

The [ADuM1400W](#)/[ADuM1401W](#)/[ADuM1402W](#) models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.