

Half-Duplex, *i*Coupler Isolated RS-485 Transceiver

Data Sheet ADM2481

FEATURES

RS-485 transceiver with electrical data isolation
Complies with ANSI TIA/EIA-485-A and ISO 8482: 1987(E)
500 kbps data rate
Slew rate-limited driver outputs
Low power operation: 2.5 mA maximum
Suitable for 5 V or 3.3 V operations (V_{DD1})
High common-mode transient immunity: >25 kV/µs
True fail-safe receiver inputs
Chatter-free power-up/power-down protection
256 nodes on bus
Thermal shutdown protection
Safety and regulatory approvals
UL recognition: 2500 V rms for 1 minute per
UL 1577
VDE certificates of conformity

DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12

V_{IORM} = 560 V peak
Operating temperature range: -40°C to +85°C

APPLICATIONS


Low power RS-485/RS-422 networks Isolated interfaces Building control networks Multipoint data transmission systems

GENERAL DESCRIPTION

The ADM2481 differential bus transceiver is an integrated, galvanically isolated component designed for bidirectional data communication on balanced, multipoint bus transmission lines. It complies with ANSI EIA/TIA-485-A and ISO 8482: 1987(E). Using *i*Coupler* technology from Analog Devices, Inc., the ADM2481 combines a 3-channel isolator, a three-state differential line driver, and a differential input receiver into a single package. The logic side of the device is powered with either a 5 V or 3 V supply, and the bus side uses a 5 V supply only.

The ADM2481 is slew-limited to reduce reflections with improperly terminated transmission lines. The controlled slew rate limits the data rate to 500 kbps. The input impedance of the device is 96 k Ω , allowing up to 256 transceivers on the bus. Its driver has an active-high enable feature. The driver differential outputs and receiver differential inputs are connected internally

FUNCTIONAL BLOCK DIAGRAM



to form a differential input/output (I/O) port. When the driver is disabled or when $V_{\rm DD1}$ or $V_{\rm DD2}$ = 0 V, this imposes minimal loading on the bus. An active-high receiver disable feature, which causes the receiver output to enter a high impedance state, is provided as well.

The receiver inputs have a true fail-safe feature that ensures a logic-high receiver output level when the inputs are open or shorted. This guarantees that the receiver outputs are in a known state before communication begins and at the point when communication ends.

Current limiting and thermal shutdown features protect against output short circuits and bus contention situations that might cause excessive power dissipation. The part is fully specified over the industrial temperature range of -40°C to $+85^{\circ}\text{C}$ and is available in a 16-lead, wide body SOIC package.

TABLE OF CONTENTS

7/2010—Revision 0: Initial Version

Features
Applications
Functional Block Diagram
General Description
Revision History
Specifications
Timing Specifications4
Package Characteristics
Regulatory Information
Insulation and Safety-Related Specifications4
VDE 0884 Insulation Characteristics5
Absolute Maximum Ratings
ESD Caution
Pin Configuration and Function Descriptions7
REVISION HISTORY
4/2018—Rev. A to Rev. B
Change to Minimum External Air Gap (Clearance)
Parameter, Value Column, Table 5 4
6/2012—Rev. 0 to Rev. A
Updated Safety and Regulatory Approvals (Throughout) 1
Updated Outline Dimensions
Changes to Ordering Guide

Typical Performance Characteristics	.o
Test Circuits	. 1
Switching Characteristics 1	2
Circuit Description1	.3
Electrical Isolation	3
Truth Tables	4
Thermal Shutdown	4
True Fail-Safe Receiver Inputs 1	4
Magnetic Field Immunity 1	4
Applications Information1	6
Printed Circuit Board (PCB) Layout 1	6
Isolated Power Supply Circuit 1	6
Outline Dimensions	.7
Ordering Guide1	7

SPECIFICATIONS

 $3.0~V \le V_{DD1} \le 5.5~V$, $4.75~V \le V_{DD2} \le 5.25~V$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.

Table 1.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DRIVER						
Differential Outputs						
Differential Output Voltage				5	V	R _L = ∞, see Figure 16
	V _{OD}	2.0		5	V	$R_L = 50 \Omega$ (RS-422), see Figure 16
	V _{OD}	1.5		5	٧	$R_L = 27 \Omega$ (RS-485), see Figure 16
	V_{OD3}	1.5		5	V	$V_{TEST} = -7 \text{ V to } +12 \text{ V}, V_{DD1} \ge 4.75,$ see Figure 17
$\Delta V_{\text{OD}} $ for Complementary Output States				0.2	V	R_L = 27 Ω or 50 Ω , see Figure 16
Common-Mode Output Voltage	Voc			3	V	R_L = 27 Ω or 50 Ω , see Figure 16
$\Delta V_{oc} $ for Complementary Output States				0.2	V	$R_L = 27 \Omega$ or 50Ω , see Figure 16
Output Short-Circuit Current,	I _{sc}					_
V _{OUT} = High		-250		+250	mA	$-7 \text{ V} \leq \text{V}_{\text{OUT}} \leq +12 \text{ V}$
$V_{OUT} = Low$		-250		+250	mA	$-7 \text{ V} \leq \text{V}_{\text{OUT}} \leq +12 \text{ V}$
Logic Inputs						
Input High Voltage	V _{IH}	0.7 V _{DD1}			V	TxD, DE, RE
Input Low Voltage	V _{IL}			0.25 V _{DD1}	V	TxD, DE, RE
CMOS Logic Input Current (TxD, DE, RE)	l _i	-10	+0.01	+10	μΑ	TxD, DE, $\overline{RE} = V_{DD1}$ or 0 V
RECEIVER						
Differential Inputs						
Differential Input Threshold Voltage	V _{TH}	-200	-125	-30	mV	$-7 \text{ V} \leq \text{V}_{\text{CM}} \leq +12 \text{ V}$
Input Hysteresis	V _{HYS}		20		mV	$-7 \text{ V} \leq \text{V}_{\text{CM}} \leq +12 \text{ V}$
Input Resistance (A, B)		96	150		kΩ	$-7 \text{ V} \leq \text{V}_{\text{CM}} \leq +12 \text{ V}$
Input Current (A, B)				0.125	mA	V _{IN} = 12 V
•				-0.1	mA	$V_{IN} = -7 \text{ V}$
RxD Logic Output						
Output High Voltage	V _{OH}	$V_{DD1} - 0.1$			V	$I_{OUT} = 20 \mu A, V_A - V_B = 0.2 V$
		$V_{DD1} - 0.4$	$V_{\text{DD1}}-0.2$		V	$I_{OUT} = 4 \text{ mA}, V_A - V_B = 0.2 \text{ V}$
Output Low Voltage	V _{OL}			0.1	V	$I_{OUT} = -20 \mu A, V_A - V_B = -0.2 V$
				0.4	V	$I_{OUT} = -4 \text{ mA}, V_A - V_B = -0.2 \text{ V}$
Output Short-Circuit Current	I _{sc}	7		85	mA	$V_{OUT} = GND \text{ or } V_{CC}$
Three-State Output Leakage Current				±1	μΑ	$0.4 \text{ V} \leq V_{\text{OUT}} \leq 2.4 \text{ V}$
POWER SUPPLY CURRENT						
Logic Side	I_{DD1}			2.5	mA	$4.5 \text{ V} \le \text{V}_{\text{DD1}} \le 5.5 \text{ V}$, outputs unloaded, $\overline{\text{RE}} = 0 \text{ V}$
				1.3	mA	$3.0 \text{ V} \le V_{DD1} \le 3.6 \text{ V}$, outputs unloaded, $\overline{RE} = 0 \text{ V}$
Bus Side	I _{DD2}			2.0	mA	Outputs unloaded, DE = 5 V
				1.7	mA	Outputs unloaded, DE = 0 V
COMMON-MODE TRANSIENT IMMUNITY ¹	V _{CM}	25			kV/μs	$TxD = V_{DD1}$ or 0 V, $V_{CM} = 1$ kV, transient magnitude = 800 V

¹ Common-mode transient immunity is the maximum common-mode voltage slew rate that can be sustained while maintaining specification-compliant operation. V_{CM} is the common-mode potential difference between the logic and bus sides. The transient magnitude is the range over which the common mode is slewed. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

TIMING SPECIFICATIONS

 $3.0~V \leq V_{DD1} \leq 5.5~V,~4.75~V \leq V_{DD2} \leq 5.25~V,~T_A = T_{MIN}~to~T_{MAX},~unless~otherwise~noted.$

Table 2.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DRIVER						
Maximum Data Rate		500			kbps	
Propagation Delay	t _{PLH} , t _{PHL}	250		620	ns	$R_L = 54 \Omega$, $C_{L1} = C_{L2} = 100 \text{ pF}$, see Figure 18 and Figure 22
Skew	t _{SKEW}			40	ns	$R_L = 54 \Omega$, $C_{L1} = C_{L2} = 100 \text{ pF}$, see Figure 18 and Figure 22
Rise/Fall Time	t _R , t _F	200		600	ns	$R_L = 54 \Omega$, $C_{L1} = C_{L2} = 100 \text{ pF}$, see Figure 18 and Figure 22
Enable Time				1050	ns	$R_L = 500 \Omega$, $C_L = 100 pF$, see Figure 19 and Figure 24
Disable Time				1050	ns	$R_L = 500 \Omega$, $C_L = 15 pF$, see Figure 19 and Figure 24
RECEIVER						
Propagation Delay	t _{PLH} , t _{PHL}	400		1050	ns	$C_L = 15$ pF, see Figure 20 and Figure 23
Differential Skew	tskew			250	ns	$C_L = 15$ pF, see Figure 20 and Figure 23
Enable Time			25	70	ns	$R_L = 1 \text{ k}\Omega$, $C_L = 15 \text{ pF}$, see Figure 21 and Figure 25
Disable Time			40	70	ns	$R_L = 1 \text{ k}\Omega$, $C_L = 15 \text{ pF}$, see Figure 21 and Figure 25

PACKAGE CHARACTERISTICS

Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Resistance (Input-Output) ¹	R _{I-O}		10 ¹²		Ω	
Capacitance (Input-Output) ¹	C _{I-O}		3		pF	f = 1 MHz
Input Capacitance ²	Cı		4		pF	

¹ Device is considered a 2-terminal device: Pin 1 to Pin 8 are shorted together, and Pin 9 to Pin16 are shorted together.

REGULATORY INFORMATION

Table 4. ADM2481 Approvals

Organization	Approval Type	Notes
UL	Recognized under the Component Recognition Program of Underwriters Laboratories, Inc.	In accordance with UL 1577, each ADM2481 is proof tested by applying an insulation test voltage of \geq 3000 V rms for 1 second (current leakage detection limit = 5 μ A).
VDE	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12	In accordance with DIN V VDE V 0884-10, each ADM2481 is proof tested by applying an insulation test voltage of \geq 1050 V peak for 1 second (partial discharge detection limit = 5 pC).

INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 5.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		2500	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L(I01)	7.6	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	7.6	mm	Measured from input terminals to output terminals, shortest distance along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (Table 1 in DIN VDE 0110,1/89)

² Input capacitance is from any input data pin to ground.

VDE 0884 INSULATION CHARACTERISTICS

This isolator is suitable for basic electrical isolation only within this safety limit data. Maintenance of this safety data shall be ensured by means of protective circuits.

Table 6.

Description	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110 for Rated Mains Voltage			
≤150 V rms		I to IV	
≤300 V rms		l to III	
≤400 V rms		I to II	
Climatic Classification		40/85/21	
Pollution Degree (Table 1 in DIN VDE 0110)		2	
Maximum Working Insulation Voltage	V _{IORM}	560	V _{PEAK}
Input to Output Test Voltage, Method b1	V_{PR}	1050	V _{PEAK}
$V_{IORM} \times 1.875 = V_{PR}$, 100% Production Tested			
$t_m = 1$ sec, Partial Discharge of < 5 pC			
Input-to-Output Test Voltage, Method a			
(After Environmental Tests, Subgroup 1)			
$V_{IORM} \times 1.6 = V_{PR}$, $t_m = 60$ sec, Partial Discharge of < 5 pC		896	V_{PEAK}
(After Input and/or Safety Test, Subgroup 2/3)			
$V_{IORM} \times 1.2 = V_{PR}$, $t_m = 60$ sec, Partial Discharge of < 5 pC	V_{PR}	672	V_{PEAK}
Highest Allowable Overvoltage			
(Transient Overvoltage, $t_{TR} = 10$ sec)	V_{TR}	4000	V _{PEAK}
Safety-Limiting Values (Maximum Value Allowed in the Event of a Failure; see Figure 13)			
Case Temperature	Ts	150	°C
Input Current	I _{S, INPUT}	265	mA
Output Current	I _S , OUTPUT	335	mA
Insulation Resistance at T_s , $V_{IO} = 500 \text{ V}$	Rs	>109	Ω

ABSOLUTE MAXIMUM RATINGS

 T_A = 25°C, unless otherwise noted. All voltages are relative to their respective ground.

Table 7.

	1		
Parameter	Rating		
V _{DD1}	–0.5 V to +7 V		
V_{DD2}	−0.5 V to +6 V		
Digital Input Voltage (DE, RE, TxD)	$-0.5 \text{ V to V}_{DD1} + 0.5 \text{ V}$		
Digital Output Voltage (RxD)	$-0.5 \text{ V to V}_{DD1} + 0.5 \text{ V}$		
Driver Output/Receiver Input Voltage	−9 V to +14 V		
ESD Rating: Contact			
Human Body Model (A, B Pins	±2 kV		
Operating Temperature Range	−40°C to +85°C		
Storage Temperature Range	−55°C to +150°C		
Average Output Current per Pin	−35 mA to +35 mA		
θ_{JA} Thermal Impedance	65°C/W		
Lead Temperature			
Soldering (10 sec)	260°C		
Vapor Phase (60 sec)	215°C		
Infrared (15 sec)	220°C		

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 8. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V_{DD1}	Power Supply (Logic Side).
2, 7, 8	GND ₁	Ground (Logic Side).
3	RxD	Receiver Output Data. When enabled, if $(A - B) \ge -30$ mV, then RxD = high; if $(A - B) \le -200$ mV, then RxD = low. This is a tristate output when the receiver is disabled, that is, when \overline{RE} is driven high.
4	RE	Receiver Enable Input. This is an active-low input. Driving this input low enables the receiver, and driving it high disables the receiver.
5	DE	Driver Enable Input. Driving the input high enables the driver, and driving it low disables the driver.
6	TxD	Transmit Data Input. Data to be transmitted by the driver is applied to this input.
9, 10, 15	GND ₂	Ground (Bus Side).
11, 14	NC	No Connect.
12	A	Noninverting Driver Output/Receiver Input. When the driver is disabled, or when V _{DD1} or V _{DD2} is powered down, Pin A is put into a high impedance state to avoid overloading the bus.
13	В	Inverting Driver Output/Receiver Input. When the driver is disabled, or when V _{DD1} or V _{DD2} is powered down, Pin B is put into a high impedance state to avoid overloading the bus.
16	V_{DD2}	Power Supply (Bus Side).

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. Unloaded Supply Current vs. Temperature




Figure 4. Output Current vs. Driver Output Low Voltage




Figure 5. Output Current vs. Driver Output High Voltage




Figure 6. Receiver Output Low Voltage vs. Temperature, $I_{OUT} = -4 \text{ mA}$




Figure 7. Receiver Output High Voltage vs. Temperature, $I_{OUT} = 4 \text{ mA}$




Figure 8. Driver Output Current vs. Differential Output Voltage




Figure 9. Driver Propagation Delay vs. Temperature




Figure 10. Receiver Propagation Delay vs. Temperature




Figure 11. Driver/Receiver Propagation Delay, High to Low




Figure 12. Driver/Receiver Propagation Delay, Low to High




Figure 13. Thermal Derating Curve, Dependence of Safety-Limiting Values with Case Temperature per VDE 0884




Figure 14. Output Current vs. Receiver Output Low Voltage




Figure 15. Output Current vs. Receiver Output High Voltage

TEST CIRCUITS




Figure 16. Driver Voltage Measurement




Figure 19. Driver Enable/Disable




Figure 17. Driver Voltage Measurement over Common-Mode Range





Figure 20. Receiver Propagation Delay






Figure 21. Receiver Enable/Disable

SWITCHING CHARACTERISTICS




Figure 22. Driver Propagation Delay, Rise/Fall Timing




Figure 24. Driver Enable/Disable Timing




Figure 23. Receiver Propagation Delay




Figure 25. Receiver Enable/Disable Timing

CIRCUIT DESCRIPTION ELECTRICAL ISOLATION

In the ADM2481, electrical isolation is implemented on the logic side of the interface. Therefore, the part has two main sections: a digital isolation section and a transceiver section (see Figure 26). Driver input and data enable signals, applied to the TxD and DE pins, respectively, and referenced to logic ground (GND₁), are coupled across an isolation barrier to appear at the transceiver section referenced to isolated ground (GND₂). Similarly, the receiver output, referenced to isolated ground in the transceiver section, is coupled across the isolation barrier to appear at the RxD pin referenced to logic ground (GND₁).

iCoupler Technology

The digital signals are transmitted across the isolation barrier using *i*Coupler technology. This technique uses chip scale transformer windings to couple the digital signals magnetically from one side of the barrier to the other. Digital inputs are encoded into waveforms that are capable of exciting the primary transformer winding. At the secondary winding, the induced waveforms are then decoded into the binary value that was originally transmitted.




Figure 26. Digital Isolation and Transceiver Sections

TRUTH TABLES

The following truth tables use the abbreviations shown in Table 9.

Table 9.

Letter	Description
Н	High level
L	Low level
Χ	Don't care
Z	High impedance (off)
NC	Disconnected

Table 10. Transmitting

Supply Status		Inp	uts	Outputs		
V_{DD1}	V_{DD2}	DE	TxD	Α	В	
On	On	Н	Н	Н	L	
On	On	Н	L	L	Н	
On	On	L	X	Z	Z	
On	Off	Χ	Χ	Z	Z	
Off	On	L	L	Z	Z	
Off	Off	Χ	Χ	Z	Z	

Table 11. Receiving

Supply Status		Inputs		Outputs	
V _{DD1}	V_{DD2}	A – B (V)	RE	RxD	
On	On	>-0.03	L or NC	Н	
On	On	<-0.2	L or NC	L	
On	On	-0.2 < A - B < -0.03	L or NC	Indeterminate	
On	On	Inputs open	L or NC	Н	
On	On	X	Н	Z	
On	Off	X	L or NC	Н	
Off	Off	X	L or NC	L	

THERMAL SHUTDOWN

The ADM2481 contains thermal shutdown circuitry that protects the part from excessive power dissipation during fault conditions. Shorting the driver outputs to a low impedance source can result in high driver currents. The thermal sensing circuitry detects the increase in die temperature under this condition and disables the driver outputs. This circuitry is designed to disable the driver outputs when a die temperature of 150°C is reached. As the device cools, the drivers are re-enabled at a temperature of 140°C.

TRUE FAIL-SAFE RECEIVER INPUTS

The receiver inputs have a true fail-safe feature that ensures that the receiver output is high when the inputs are open or shorted. During line-idle conditions, when no driver on the bus is enabled, the voltage across a terminating resistance at the receiver input decays to 0 V. With traditional transceivers, receiver input thresholds specified between -200 mV and +200 mV mean that external bias resistors are required on the A and B pins to ensure that the receiver outputs are in a known state. The true fail-safe receiver input feature eliminates the need for bias resistors by specifying the receiver input threshold between -30 mV and -200 mV. The guaranteed negative threshold means that when the voltage between A and B decays to 0 V, the receiver output is guaranteed to be high.

MAGNETIC FIELD IMMUNITY

Because *i*Couplers use a coreless technology, no magnetic components are present, and the problem of magnetic saturation of the core material does not exist. Therefore, *i*Couplers have essentially infinite dc field immunity. The analysis that follows defines the conditions under which this might occur. The 3 V operating condition of the ADM2481 is examined because it represents the most susceptible mode of operation.

The limitation on the ac magnetic field immunity of the iCoupler is set by the condition in which the induced error voltage in the receiving coil (the bottom coil in this case) is made sufficiently large, either to falsely set or reset the decoder. The voltage induced across the bottom coil is given by

$$V = \left(\frac{-d\beta}{dt}\right) \sum \pi r_n^2; \quad n = 1, 2, \dots, N$$

where, if the pulses at the transformer output are greater than 1.0 V in amplitude:

 β is the magnetic flux density (gauss).

N is the number of turns in receiving coil.

 r_n is the radius of nth turn in receiving coil (cm).

The decoder has a sensing threshold of about 0.5 V; therefore, there is a 0.5 V margin in which induced voltages can be tolerated.

Given the geometry of the receiving coil and an imposed requirement that the induced voltage is, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 27.




Figure 27. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse and is the worst-case polarity, it reduces the received pulse from $>1.0~\rm V$ to 0.75 V. This is well above the 0.5 V sensing threshold of the decoder.

These magnetic flux density values are shown in Figure 28, using more familiar quantities such as maximum allowable current flow, at given distances away from the ADM2481 transformers.




Figure 28. Maximum Allowable Current for Various Current-to-ADM2481 Spacings

At combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces could induce large enough error voltages to trigger the thresholds of succeeding circuitry. To avoid this possibility, take care in the layout of such traces.

APPLICATIONS INFORMATION PRINTED CIRCUIT BOARD (PCB) LAYOUT

The ADM2481 signal isolated RS-485 transceiver requires no external interface circuitry for the logic interfaces. Power supply bypassing is required at the input and output supply pins (see Figure 29).

Bypass capacitors are most conveniently connected between Pin 1 and Pin 2 for $V_{\rm DD1}$ and between Pin 15 and Pin 16 for $V_{\rm DD2}.$ The capacitor value must be between 0.01 μF and 0.1 μF . The total lead length between both ends of the capacitor and the input power supply pin must not exceed 20 mm.




Figure 29. Recommended Printed Circuit Board Layout

In applications involving high common-mode transients, take care to ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout must be designed such that any coupling that does occur equally affects all pins on a given component side.

Failure to ensure this can cause voltage differentials between pins that exceed the absolute maximum ratings of the device, thereby leading to latch-up or permanent damage.

ISOLATED POWER SUPPLY CIRCUIT

The ADM2481 requires isolated power capable of 5 V at 100 mA to be supplied between the V_{DD2} and GND_2 pins. If no suitable integrated power supply is available, a discrete circuit, such as the one in Figure 30, can be used. A centertapped transformer provides electrical isolation. The primary winding is excited with a pair of square waveforms that are 180° out of phase with each other. A pair of Schottky diodes and a smoothing capacitor are used to create a rectified signal from the secondary winding. The ADP3330 linear voltage regulator provides a regulated power supply to the bus-side circuitry of the ADM2481.





Figure 30. Isolated Power Supply Circuit

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 31. 16-Lead Standard Small Outline Package [SOIC_W]
Wide Body
(RW-16)
Dimensions shown in millimeters and (inches)

ORDERING GUIDE

Model ¹	Data Rate (kbps)	Temperature Range	Package Description	Package Option
ADM2481BRWZ	500	-40°C to +85°C	16-Lead, Wide Body SOIC_W	RW-16
ADM2481BRWZ-RL7	500	-40°C to +85°C	16-Lead, Wide Body SOIC_W	RW-16
EVAL-ADM2481EBZ			ADM2481 Evaluation Board	

¹ Z = RoHS Compliant Part.