

# CMOS Low Voltage 4 $\Omega$ , 4-Channel Multiplexer

**ADG704** 


#### **FEATURES**

+1.8 V to +5.5 V Single Supply 2.5  $\Omega$  (Typ) On Resistance Low On-Resistance Flatness -3 dB Bandwidth >200 MHz Rail-to-Rail Operation 10-Lead  $\mu$ SOIC Package Fast Switching Times  $t_{ON}$  20 ns  $t_{OFF}$  13 ns Typical Power Consumption (<0.01  $\mu$ W)

TTL/CMOS Compatible
APPLICATIONS
Battery Powered Systems
Communication Systems
Sample-and-Hold Systems

Audio Signal Routing Data Acquisition System Video Switching

#### FUNCTIONAL BLOCK DIAGRAM



#### **GENERAL DESCRIPTION**

The ADG704 is a CMOS analog multiplexer, comprising four single channels. This multiplexer is designed on an advanced submicron process that provides low power dissipation yet gives high switching speed, low on resistance, low leakage currents and high bandwidths.

The on resistance profile is very flat over the full analog signal range. This ensures excellent linearity and low distortion when switching audio signals. Fast switching speed also makes the part suitable for video signal switching.

The ADG704 can operate from a single supply range of +1.8 V to +5.5 V, making it ideal for use in battery powered instruments and with the new generation of DACs and ADCs from Analog Devices.

The ADG704 switches one of four inputs to a common output, D, as determined by the 3-bit binary address lines, A0, A1 and EN. A Logic "0" on the EN pin disables the device.

Each switch of the ADG704 conducts equally well in both directions when ON. The ADG704 exhibits break-before-make switching action.

The ADG704 is available in 10-lead  $\mu SOIC$  package.

#### PRODUCT HIGHLIGHTS

- 1. +1.8 V to +5.5 V Single Supply Operation.
  The ADG704 offers high performance and is fully specified and guaranteed with +3 V and +5 V supply rails.
- 2. Very Low  $R_{ON}$  (4.5  $\Omega$  Max at 5 V, 8  $\Omega$  Max at 3 V). At supply voltage of +1.8 V,  $R_{ON}$  is typically 35  $\Omega$  over the temperature range.
- 3. Low On-Resistance Flatness.
- 4. -3 dB Bandwidth Greater than 200 MHz.
- Low Power Dissipation. CMOS construction ensures low power dissipation.
- 6. Fast  $t_{ON}/t_{OFF}$ .
- 7. Break-Before-Make Switching Action.
- 8. 10-Lead μSOIC Package.

#### REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

# $\label{eq:continuous} \textbf{ADG704-SPECIFICATIONS}^{1~(V_{DD}~=~+5~V~\pm~10\%,~GND~=~0~V.~All~Specifications~-40°C~to~+85°C,~unless~otherwise~noted.)}$

	B Version			
Parameter	+25°C	-40°C to +85°C	Units	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		$0~\mathrm{V}$ to $\mathrm{V}_{\mathrm{DD}}$	V	
On-Resistance (R <sub>ON</sub> )	2.5	22	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = -10 \text{ mA};$
, 55.	4	4.5	Ω max	Test Circuit 1
On-Resistance Match Between				
Channels ( $\Delta R_{ON}$ )		0.1	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = -10 \text{ mA}$
		0.4	Ω max	
On-Resistance Flatness (R <sub>FLAT(ON)</sub> )	0.75		Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = -10 \text{ mA}$
		1.2	Ω max	
LEAKAGE CURRENTS				V <sub>DD</sub> = +5.5 V
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01		nA typ	$V_S = 4.5 \text{ V/1 V}, V_D = 1 \text{ V/4.5 V};$
20 miles 211 20 miles 13 (211)	±0.1	±0.3	nA max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.01	_0.5	nA typ	$V_S = 4.5 \text{ V/1 V}, V_D = 1 \text{ V/4.5 V};$
Dimin off Zomingo ip (off)	±0.1	±0.3	nA max	Test Circuit 2
Channel ON Leakage ID, IS (ON)	±0.01		nA typ	$V_S = V_D = 4.5 \text{ V or } 1 \text{ V};$
2	±0.1	±0.3	nA max	Test Circuit 3
DIGITAL INPUTS				
		2.4	V min	
Input High Voltage, V <sub>INH</sub> Input Low Voltage, V <sub>INL</sub>		2.4 0.8	V max	
Input Cow Voltage, V <sub>INL</sub> Input Current		0.0	V IIIax	
I <sub>INL</sub> or I <sub>INH</sub>	0.005		μA typ	$V_{IN} = V_{INI}$ or $V_{INH}$
I <sub>INL</sub> of I <sub>INH</sub>	0.005	±0.1	μΑ typ μΑ max	VIN - VINL OI VINH
			pa i max	
DYNAMIC CHARACTERISTICS <sup>2</sup>				
$t_{ON}$	14	•	ns typ	$R_L = 300 \Omega, C_L = 35 pF$
		20	ns max	$V_S = 3 \text{ V}$ , Test Circuit 4
$t_{ m OFF}$	6	1.2	ns typ	$R_L = 300 \Omega, C_L = 35 pF$
Donal Defens Male Time Delen t	0	13	ns max	$V_S = 3 \text{ V}$ , Test Circuit 4
Break-Before-Make Time Delay, t <sub>D</sub>	8	1	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
Chance Injection	2	1	ns min	$V_{S1} = V_{S2} = 3 \text{ V}$ , Test Circuit 5
Charge Injection	3		pC typ	$V_S = 2 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$ Test Circuit 6
Off Isolation	-60		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$
On isolation	-80		dB typ	$R_L = 50 \Omega_2$ , $G_L = 5 \text{ pF}$ , $f = 10 \text{ MHz}$ $R_L = 50 \Omega$ , $G_L = 5 \text{ pF}$ , $f = 1 \text{ MHz}$ ;
			dD typ	Test Circuit 7
Channel-to-Channel Crosstalk	-62		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$
Chamier to Chamier Grosstaik	-82		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ;
	02		dE typ	Test Circuit 8
Bandwidth –3 dB	200		MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Test Circuit 9
C <sub>S</sub> (OFF)	9		pF typ	50, 5_ 5 pr, 1000 Should
$C_{D}$ (OFF)	37		pF typ	
$C_D, C_S (ON)$	54		pF typ	
POWER REQUIREMENTS				V <sub>DD</sub> = +5.5 V
				Digital Inputs = 0 V or 5 V
$I_{ m DD}$	0.001		μA typ	
		1.0	μA max	

NOTES <sup>1</sup>Temperature ranges are as follows: B Version: -40°C to +85°C.

<sup>&</sup>lt;sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

# $\textbf{SPECIFICATIONS}^{1} \text{ (V}_{DD} = +3 \text{ V} \pm 10\%, \text{ GND} = 0 \text{ V}. \text{ All Specifications} -40^{\circ}\text{C to} +85^{\circ}\text{C}, \text{ unless otherwise noted.)}$

	B Version			
Parameter	+25°C	-40°C to +85°C	Units	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		$0 \text{ V to V}_{DD}$	V	
On-Resistance (R <sub>ON</sub> )	4.5	5	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = -10 \text{ mA};$
( 010		8	$\Omega$ max	Test Circuit 1
On-Resistance Match Between				
Channels ( $\Delta R_{ON}$ )	0.1		Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = -10 \text{ mA}$
C GIV		0.4	$\Omega$ max	<i>BB</i> , <i>B</i>
On-Resistance Flatness (R <sub>FLAT(ON)</sub> )		2.5	$\Omega$ typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = -10 \text{ mA}$
LEAKAGE CURRENTS				$V_{\rm DD} = +3.3 \text{ V}$
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01		nA typ	$V_{S} = 3 \text{ V/1 V}, V_{D} = 1 \text{ V/3 V};$
Source Off Leakage is (Off)	$\pm 0.01$ $\pm 0.1$	±0.3	nA max	$V_S = 3 \text{ V/I V, } V_D = 1 \text{ V/3 V,}$ Test Circuit 2
Drain OFF Laskage L (OFF)	$\pm 0.11$ $\pm 0.01$	10.5		
Drain OFF Leakage I <sub>D</sub> (OFF)	$\pm 0.01$ $\pm 0.1$	±0.3	nA typ nA max	$V_S = 3 \text{ V/1 V}, V_D = 1 \text{ V/3 V};$ Test Circuit 2
Channel ON Leakage L. L. (ON)		±0.5		
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.01	+0.2	nA typ	$V_S = V_D = 3 \text{ V or } 1 \text{ V};$
	±0.1	±0.3	nA max	Test Circuit 3
DIGITAL INPUTS				
Input High Voltage, V <sub>INH</sub>		2.0	V min	
Input Low Voltage, V <sub>INL</sub>		0.4	V max	
Input Current				
I <sub>INL</sub> or I <sub>INH</sub>	0.005		μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
		$\pm 0.1$	μA max	
DYNAMIC CHARACTERISTICS <sup>2</sup>				
t <sub>ON</sub>	16		ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF$
ON		24	ns max	$V_S = 2 \text{ V}$ , Test Circuit 4
$t_{ m OFF}$	8		ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF$
OFF		16	ns max	$V_S = 2 \text{ V}$ , Test Circuit 4
Break-Before-Make Time Delay, t <sub>D</sub>	9	10	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
Break Before Wake Time Belay, tp		1	ns min	$V_{S1} = V_{S2} = 2 \text{ V}, \text{ Test Circuit 5}$
Charge Injection	3	1	pC typ	$V_S = 1.5 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$
Charge Injection			pe typ	Test Circuit 6
Off Isolation	-60		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$
	-80		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ;
			ав тур	Test Circuit 7
Channel-to-Channel Crosstalk	-62		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$
Chamier to Chamier Crosstain	-82		dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 10 \text{ MHz}$ ;
	02		ab typ	Test Circuit 8
Bandwidth –3 dB	200		MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Test Circuit 9
C <sub>S</sub> (OFF)	9		pF typ	Til Journ CL - J pr , Test Cheur
$C_{D}$ (OFF)	37		pF typ	
$C_D$ (ON)	54		pF typ	
	<i>J</i> 4		Pr typ	
POWER REQUIREMENTS				$V_{DD} = +3.3 \text{ V}$
_				Digital Inputs = 0 V or 3 V
$I_{\mathrm{DD}}$	0.001		μA typ	
		1.0	μA max	

NOTES <sup>1</sup>Temperature ranges are as follows: B Version: -40°C to +85°C.

<sup>&</sup>lt;sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

### **ADG704**

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ 

(1 <sub>A</sub> = 125 G unless otherwise noted)
$V_{DD}$ to GND $$
Analog, Digital Inputs <sup>2</sup> $-0.3 \text{ V}$ to $V_{DD}$ +0.3 V or
30 mA, Whichever Occurs First
Continuous Current, S or D
Peak Current, S or D 100 mA
(Pulsed at 1 ms, 10% Duty Cycle Max)
Operating Temperature Range
Industrial (B Version)40°C to +85°C
Storage Temperature Range65°C to +150°C
Junction Temperature +150°C
μSOIC Package, Power Dissipation
$\theta_{JA}$ Thermal Impedance 206°C/W
Lead Temperature, Soldering
Vapor Phase (60 sec)+215°C
Infrared (15 sec) +220°C

#### NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

<sup>2</sup>Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.


#### **ORDERING GUIDE**

Model	Temperature Range	Brand <sup>1</sup>	Package Option <sup>2</sup>
ADG704BRM	−40°C to +85°C	S9B	RM-10

#### NOTES

<sup>1</sup>Brand = Due to small package size, these three characters represent the part number.

### PIN CONFIGURATION (10-Lead μSOIC)



#### TERMINOLOGY

TERMINOLOGY				
$V_{ m DD}$	Most positive power supply potential.			
GND	Ground (0 V) reference.			
S	Source terminal. May be an input or output.			
D	Drain terminal. May be an input or output.			
A0, A1	Logic control inputs.			
EN	Logic control input.			
$R_{ON}$	Ohmic resistance between D and S.			
$\Delta R_{ m ON}$	On resistance match between any two channels i.e., $R_{\rm ON}$ max $-R_{\rm ON}$ min.			
R <sub>FLAT(ON)</sub>	Flatness is defined as the difference between the maximum and minimum value of on resis- tance as measured over the specified analog signal range.			
$I_D$ (OFF)	Drain leakage current with the switch "OFF."			
I <sub>S</sub> (OFF)	Source leakage current with the switch "OFF."			
$I_D, I_S (ON)$	Channel leakage current with the switch "ON."			
$V_{D}(V_{S})$	Analog voltage on terminals D, S.			
$C_{S}$ (OFF)	"OFF" switch source capacitance.			
$C_D$ (OFF)	"OFF" switch drain capacitance.			
$C_D$ , $C_S$ (ON)	"ON" switch capacitance.			
$t_{ON}$	Delay between applying the digital control input and the output switching on. See Test Circuit 4.			
t <sub>OFF</sub>	Delay between applying the digital control input and the output switching off.			
$t_D$	"OFF" time or "ON" time measured between the 90% points of both switches, when switching from one address state to another. See Test Circuit 5.			
Crosstalk	A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.			
Off Isolation	A measure of unwanted signal coupling through an "OFF" switch.			
Charge Injection	A measure of the glitch impulse transferred from the digital input to the analog output during switching.			
Bandwidth	The frequency at which the output is attenuated by $-3$ dBs.			
On Response	The frequency response of the "ON" switch.			
On Loss	The voltage drop across the "ON" switch, seen on the On Response vs. Frequency plot as how many dBs the signal is away from 0 dB at very low frequencies.			

#### Table I. Truth Table

A1	A0	EN	ON Switch
X	X	0	NONE
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4

#### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG704 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



 $<sup>^{2}</sup>$ RM =  $\mu$ SOIC.

### **Typical Performance Characteristics—ADG704**




Figure 1. On Resistance as a Function of  $V_D$  ( $V_S$ ) Single Supplies




Figure 2. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures;  $V_{DD} = 3 \text{ V}$ 




Figure 3. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures;  $V_{DD} = 5 \text{ V}$ 




Figure 4. Supply Current vs. Input Switching Frequency




Figure 5. Off Isolation vs. Frequency




Figure 6. Crosstalk vs. Frequency

### **ADG704**




Figure 7. On Response vs. Frequency




Figure 8. Charge Injection vs. Source Voltage

### APPLICATIONS






Figure 9. 4-Channel Video Multiplexing


### **Test Circuits**




Test Circuit 1. On Resistance




Test Circuit 2. Off Leakage




Test Circuit 3. On Leakage



Test Circuit 4. Switching Times





Test Circuit 5. Break-Before-Make Time Delay, t<sub>D</sub>



Test Circuit 6. Charge Injection


REV. A -7-





Test Circuit 7. Off Isolation

Test Circuit 8. Channel-to-Channel Crosstalk



Test Circuit 9. Bandwidth

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

#### 10-Lead μSOIC (RM-10)

