

### <span id="page-0-0"></span>**FEATURES**

**−3 dB bandwidth of 2.2 GHz for AV = 12 dB Single resistor programmable gain: 0 dB ≤ AV ≤ 26 dB Differential interface**  Low noise input stage 2.7 nV/√Hz at A<sub>v</sub> = 10 dB **Low harmonic distortion −79 dBc second at 70 MHz −81 dBc third at 70 MHz OIP3 of 31 dBm at 70 MHz Single-supply operation: 3 V to 5.5 V Low power dissipation: 28 mA at 5 V Adjustable output common-mode voltage Fast settling and overdrive recovery Slew rate of 13,000 V/μs Power-down capability** 

## <span id="page-0-1"></span>**APPLICATIONS**

**Differential ADC drivers Single-ended-to-differential conversion IF sampling receivers RF/IF gain blocks SAW filter interfacing** 

# Low Distortion Differential RF/IF Amplifier

# Data Sheet **AD8351**

03145-001

### **FUNCTIONAL BLOCK DIAGRAM**

<span id="page-0-2"></span>

Figure 1.

### <span id="page-0-3"></span>**GENERAL DESCRIPTION**

The AD8351 is a low cost differential amplifier useful in RF and IF applications up to 2.2 GHz. The voltage gain can be set from unity to 26 dB using a single external gain resistor. The AD8351 provides a nominal 150 Ω differential output impedance. The excellent distortion performance and low noise characteristics of this device allow for a wide range of applications.

The AD8351 is designed to satisfy the demanding performance requirements of communications transceiver applications. The device can be used as a general-purpose gain block, an ADC driver, and a high speed data interface driver, among other functions. The AD8351 can also be used as a single-ended-todifferential amplifier with similar distortion products as in the

differential configuration. The exceptionally good distortion performance makes the AD8351 an ideal solution for 12-bit and 14-bit IF sampling receiver designs.

Fabricated in Analog Devices, Inc., high speed XFCB process, the AD8351 has high bandwidth that provides high frequency performance and low distortion. The quiescent current of the AD8351 is 28 mA typically. The AD8351 amplifier comes in a compact 10-lead MSOP package or in a 16-lead LFCSP package, and operates over the temperature range of −40°C to +85°C.

### **Rev. D Document Feedback**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.** 

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2003–2015 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com** 

## **TABLE OF CONTENTS**



## <span id="page-1-0"></span>**REVISION HISTORY**



## $3/14$ -Rev. B to Rev. C



## $2/04$ —Rev. A to Rev. B



## $3/03$  —Rev. 0 to Rev. A



## 3/03-Revision 0: Initial Version



## <span id="page-2-0"></span>**SPECIFICATIONS**

 $V_S = 5$  V,  $R_L = 150 \Omega$ ,  $R_G = 110 \Omega$  ( $A_V = 10$  dB),  $f = 70$  MHz, T = 25°C, parameters specified differentially, unless otherwise noted.

## **Table 1.**



<span id="page-3-0"></span>

<sup>1</sup> Values are specified differentially.<br><sup>2</sup> See th[e Single-Ended-to-Differential Operation s](#page-12-0)ection for single-ended-to-differential performance.

## <span id="page-4-0"></span>ABSOLUTE MAXIMUM RATINGS

### **Table 2.**



Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## <span id="page-4-1"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## <span id="page-5-0"></span>PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS





### **Table 3. Pin Function Descriptions**



## <span id="page-6-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS

 $V_s = 5$  V, T = 25°C, unless otherwise noted.

<span id="page-6-1"></span>



<span id="page-7-1"></span><span id="page-7-0"></span>

## Data Sheet **AD8351**





Figure 19. Third-Order Intermodulation Distortion vs. Frequency for a 2 V p-p Composite Signal into  $R_L = 1 \text{ k}\Omega$  (A<sub>V</sub> = 10 dB, at 5 V Supplies)







Figure 21. Third-Order Intermodulation Distortion Distribution  $(f = 70$  MHz,  $R_L = 150 \Omega$ ,  $A_V = 10$  dB)



Figure 22. Input Impedance vs. Frequency

<span id="page-9-0"></span>

Figure 23. Output Impedance vs. Frequency

<span id="page-9-2"></span><span id="page-9-1"></span>



<span id="page-9-3"></span>Figure 25. Input Reflection Coefficient vs. Frequency ( $R_S = R_L = 100 \Omega$  With and Without 50 Ω Terminations)



Figure 26. Output Reflection Coefficient vs. Frequency ( $R_S = R_L = 100 \Omega$ )



Figure 27. Common-Mode Rejection Ratio, CMRR ( $R_S = 100 \Omega$ )





Figure 30. Overdrive Recovery Using Sinusoidal Input Waveform  $R_L = 150 \Omega$  $(A_V = 10$  dB, at 5 V Supplies)



Figure 31. Large Signal Transient Response for a 1 V p-p Output Step  $(A<sub>V</sub> = 10 dB, R<sub>IP</sub> = 25 Ω)$ 



Figure 32. 1% Settling Time for a 2 V p-p Step ( $A_V$  = 10 dB,  $R_L$  = 150  $\Omega$ )

## <span id="page-11-1"></span><span id="page-11-0"></span>THEORY OF OPERATION **BASIC CONCEPTS**

Differential signaling is used in high performance signal chains, where distortion performance, signal-to-noise ratio, and low power consumption is critical. Differential circuits inherently provide improved common-mode rejection and harmonic distortion performance as well as better immunity to interference and ground noise.



Figure 33. Differential Circuit Representation

<span id="page-11-5"></span>[Figure 33](#page-11-5) illustrates the expected input and output waveforms for a typical application. Usually the applied input waveform is a balanced differential drive, where the signal applied to the INHI and INLO pins are equal in amplitude and differ in phase by 180°. In some applications, baluns may be used to transform a singleended drive signal to a differential signal. The AD8351 may also be used to transform a single-ended signal to a differential signal.

## <span id="page-11-2"></span>**GAIN ADJUSTMENT**

The differential gain of the AD8351 is set using a single external resistor, RG, which is connected between the RGP1 pin and the RGP2 pin. The gain can be set to any value between 0 dB and 26 dB using the resistor values specified i[n Figure 5,](#page-6-1) with common gain values provided i[n Table 4.](#page-11-6) The board traces used to connect the external gain resistor must be balanced and as short as possible to help prevent noise pickup and to ensure balanced gain and stability. The low frequency voltage gain of the AD8351 can be modeled as

$$
A_V = \frac{R_L \times R_G(5.6) + 9.2 \times R_F \times R_L}{R_G \times R_L \times 4.6 + 19.5 \times R_G + (R_L + R_F) \times (39 + R_G)} = \left| \frac{V_{OUT}}{V_{IN}} \right|
$$

where:

 $R_F$  is 350  $\Omega$  (internal). *RL* is the single-ended load resistance.

<span id="page-11-8"></span>*RG* is the gain setting resistor.

<span id="page-11-6"></span>



## <span id="page-11-3"></span>**COMMON-MODE ADJUSTMENT**

The output common-mode voltage level is the dc offset voltage present at each of the differential outputs. The ac signals are of equal amplitude with a 180° phase difference but are centered at the same common-mode voltage level. The common-mode output voltage level can be adjusted from 1.2 V to 3.8 V by driving the desired voltage level into the VOCM pin, as illustrated i[n Figure 34.](#page-11-7) 



## <span id="page-11-7"></span><span id="page-11-4"></span>**INPUT AND OUTPUT MATCHING**

The AD8351 provides a moderately high differential input impedance of 5 kΩ. In practical applications, the input of the AD8351 is terminated to a lower impedance to provide an impedance match to the driving source, as shown i[n Figure 35.](#page-11-8) Place the terminating resistor,  $R_T$ , as close as possible to the input pins to minimize reflections due to impedance mismatch. The 150  $\Omega$ output impedance may need to be transformed to provide the desired output match to a given load. Matching components can be calculated using a Smith chart or by using a resonant approach to determine the matching network that results in a complex conjugate match. The input and output impedances and reflection coefficients are provided i[n Figure 22,](#page-9-0) [Figure 23,](#page-9-1) [Figure 24,](#page-9-2) an[d Figure 25.](#page-9-3) For additional information on reactive matching to differential sources and loads, refer to the Applications section of the AD8350 data sheet. Figure 34. Example of Differential SAW Filter Interface ( $f_{\rm c}$  = 1<br>
Western 1 and applied to the NNH<br>
and applied to the NGP 1 pin and the<br>
articl



## Data Sheet **AD8351**

[Figure 35](#page-11-8) illustrates a surface acoustic wave (SAW) filter interface. Many SAW filters are inherently differential, allowing for a low loss output match. In this example, the SAW filter requires a 50  $\Omega$ source impedance to provide the desired center frequency and Q. The series L shunt C output network provides a 150  $\Omega$  to 50  $Ω$  impedance transformation at the desired frequency of operation. The impedance transformation is illustrated on a Smith chart i[n Figure 36.](#page-12-2) 

It is possible to drive a single-ended SAW filter by connecting the unused output to ground using the appropriate terminating resistance. The overall gain of the system is reduced by 6 dB because only half of the signal is available to the input of the SAW filter.



<span id="page-12-2"></span>Figure 36. Smith Chart Representation of SAW Filter Output Matching Network





## <span id="page-12-3"></span><span id="page-12-0"></span>**SINGLE-ENDED-TO-DIFFERENTIAL OPERATION**

The AD8351 can easily be configured as a single-ended-todifferential gain block, as illustrated i[n Figure 37.](#page-12-3) The input signal is ac-coupled and applied to the INHI input. The unused input is ac-coupled to ground. Select the values of C1 through C4 such that their reactances are negligible at the desired frequency of operation. To balance the outputs, an external feedback resistor, RF, is required. To select the gain resistor and the feedback resistor, refer to [Figure 38 a](#page-12-4)n[d Figure 39.](#page-12-5) Fro[m Figure 38,](#page-12-4) select an RG for the required dB gain at a given load. Next, select fro[m Figure 39](#page-12-5)  an  $R_F$  resistor for the selected  $R_G$  and load.

Even though the differential balance is not perfect under these conditions, the distortion performance is still impressive[. Figure 13](#page-7-0)  an[d Figure 14](#page-7-1) show the second and third harmonic distortion performance when driving the input of the AD8351 using a single-ended 50  $\Omega$  source.

<span id="page-12-4"></span>

### <span id="page-12-5"></span><span id="page-12-1"></span>**ADC DRIVING**

The circuit i[n Figure 40 r](#page-13-2)epresents a simplified front end of the AD8351 driving the AD6645, which is a 14-bit, 105 MSPS ADC. For optimum performance, the AD6645 and the AD8351 are driven differentially. The resistors R1 and R2 present a 50  $\Omega$ differential input impedance to the source with R3 and R4 providing isolation from the analog-to-digital input. The gain setting resistor for the AD8351 is R<sub>G</sub>. The AD6645 presents a 1 kΩ differential load to the AD8351 and requires a 2.2 V p-p differential signal between AIN and AIN for a full-scale output. This AD8351 circuit then provides the gain, isolation, and source matching for the AD6645. The AD8351 also provides a balanced input, not provided by the balun, to the AD6645, which is essential for second-order cancellation. The signal generator is bipolar, centered around ground. Connecting the VOCM pin (Pin 10 on the MSOP and Pin 13 on the LFCSP) of the AD8351 to the VREF pin of the AD6645 sets the common-mode output voltage of the AD8351 at 2.4 V. This voltage is bypassed with a 0.1 μF capacitor. Increasing the gain of the AD8351 increases the system noise and thus decrease the SNR but does not significantly affect the distortion. The circuit i[n Figure 40 c](#page-13-2)an provide SFDR performance of better than −90 dBc with a 10 MHz input and −80 dBc with a 70 MHz input at a gain of 10 dB.



Figure 40. ADC Driving Application Using Differential Input

<span id="page-13-2"></span>The circuit o[f Figure 41](#page-13-3) represents a single-ended input to differential output configuration of the AD8351 driving the AD6645. In this case, R1 provides the input impedance.  $R<sub>G</sub>$  is the gain setting resistor. The resistor  $R_F$  is required to balance the output voltages required for second-order cancellation by the AD6645 and can be selected using a chart (see th[e Single-](#page-12-0)[Ended-to-Differential Operation](#page-12-0) section). The circuit depicted i[n Figure 41 c](#page-13-3)an provide SFDR performance of better than −90 dBc with a 10 MHz input and −77 dBc with a 70 MHz input.



Figure 41. ADC Driving Application Using Single-Ended Input

## <span id="page-13-3"></span><span id="page-13-0"></span>**ANALOG MULTIPLEXING**

The AD8351 can be used as an analog multiplexer in applications where it is desirable to select multiple high speed signals. The isolation of each device when in a disabled state (PWUP pin pulled low) is about 60 dBc for the maximum input level of 0.5 V p-p out to 100 MHz. The low output noise spectral density allows for a simple implementation as depicted i[n Figure 42.](#page-13-4)  The PWUP interface can be easily driven using most standard logic interfaces. By using an N-bit digital interface, up to N devices can be controlled. Output loading effects and noise need to be considered when using a large number of input signal paths. Each disabled AD8351 presents approximately a 700  $\Omega$  load in parallel with the 150  $\Omega$  output source impedance of the enabled device. As the load increases due to the addition of N devices, the distortion performance will degrade due to the heavier loading. Distortion better than −70 dBc can be achieved with four devices muxed into a 1 kΩ load for signal frequencies up to 70 MHz.



<span id="page-13-4"></span>Figure 42. Using Several AD8351s to Form an N-Channel Analog MUX

## <span id="page-13-1"></span>**I/O CAPACITIVE LOADING**

Input or output direct capacitive loading greater than a few picofarads can result in excessive peaking and/or oscillation outside the pass band. This results from the package and bond wire inductance resonating in parallel with the input/output capacitance of the device and the associated coupling that results internally through the ground inductance. For low resistive load or source resistance, the effective Q is lower, and higher relative capacitance termination or terminations can be allowed before oscillation or excessive peaking occurs. These effects can be eliminated by adding series input resistors  $(R_{IP})$  for high source capacitance, or series output resistors (ROP) for high load capacitance. Generally less than 25  $\Omega$  is all that is required for I/O capacitive loading greater than  $\sim$  2 pF. The higher the C, the smaller the R parasitic suppression resistor required. In addition,  $R_{IP}$  helps to reduce low gain in-band peaking, especially for light resistive loads.



Figure 43. Input and Output Parasitic Suppression Resistors,  $R_{IP}$  and  $R_{OP}$ , Used to Suppress Capacitive Loading Effects

## Data Sheet **AD8351**

Due to package parasitic capacitance on the R<sub>G</sub> ports, high R<sub>G</sub> values (low gain) cause high ac-peaking inside the pass band, resulting in poor settling in the time domain. As an example, when driving a 1 kΩ load, using 25 Ω for R<sub>IP</sub> reduces the peaking by ~7 dB for R<sub>G</sub> equal to 200  $\Omega$  (A<sub>V</sub> = 10 dB) (see [Figure 44\)](#page-14-1).



<span id="page-14-1"></span>It is important to ensure that all I/O, ground, and RG port traces be kept as short as possible. In addition, the ground plane must be removed from under the package. Due to the inverse relationship between the gain of the device and the value of the  $R<sub>G</sub>$  resistor, any parasitic capacitance on the  $R<sub>G</sub>$  ports can result in gain-peaking at high frequencies. Following the precautions outlined i[n Figure 45](#page-14-2)  helps to reduce parasitic board capacitance, thus extending the bandwidth of the device and reducing potential peaking or oscillation.



<span id="page-14-2"></span>Figure 45. General Description of Recommended Board Layout for High-Z Load Conditions (10-Lead MSOP Package)

## <span id="page-14-0"></span>**TRANSMISSION LINE EFFECTS**

As noted, stray transmission line capacitance, in combination with package parasitics, can potentially form a resonant circuit at high frequencies, resulting in excessive gain peaking. RF transmission lines connecting the input and output networks must be designed to minimize stray capacitance. The output single-ended source impedance of the AD8351 is dynamically set to a nominal value of 75  $\Omega$ . Therefore, for a matched load termination, design the characteristic impedance of the output transmission lines to be 75 Ω. In many situations, the final load impedance may be relatively high, greater than 1 kΩ. It is suggested that the board be designed as shown i[n Figure 45](#page-14-2) for high impedance load conditions. In most practical board designs, this requires that the printed circuit board traces be dimensioned to a small width (~5 mils) and that the underlying and adjacent ground planes are far enough away to minimize capacitance.

Typically the driving source impedance into the device is below and terminating resistors are used to prevent input reflections. The transmission line must be designed to have the appropriate characteristic impedance in the low-Z region. The high impedance environment between the terminating resistors and device input pins must not have ground planes underneath or near the signal traces. Small parasitic suppressing resistors may be necessary at the device input pins to help desensitize (de-Q) the resonant effects of the device bond wires and surrounding parasitic board capacitance. Typically, 25  $\Omega$  series resistors (size 0402) adequately de-Q the input system without a significant decrease in ac performance.

[Figure 46 i](#page-14-3)llustrates the value of adding input and output series resistors to help desensitize the resonant effects of board parasitics. Overshoot and undershoot can be significantly reduced with the simple addition of RIP and ROP.



<span id="page-14-3"></span>Figure 46. Step Response Characteristics With and Without Input and Output Parasitic Suppression Resistors

## <span id="page-15-0"></span>**CHARACTERIZATION SETUP**

The test circuit used for 150  $\Omega$  and 1 k $\Omega$  load testing is shown in [Figure 47.](#page-15-1) The evaluation board uses balun transformers to simplify interfacing to single-ended test equipment. Balun effects must be removed from the measurements to accurately characterize the performance of the device at frequencies exceeding 1 GHz.

The output L-pad matching networks provide a broadband impedance match with minimum insertion loss. The input lines are terminated with 50  $\Omega$  resistors for input impedance matching. The power loss associated with these networks must be accounted for when attempting to measure the gain of the device. The required resistor values and the appropriate insertion loss and correction factors used to assess the voltage gain are shown in [Table 5.](#page-15-2) 

<span id="page-15-2"></span>**Table 5. Load Conditions Specified Differentially** 

<b>Load Condition</b>	$R1(\Omega)$	$R2(\Omega)$	<b>Total Insertion Loss (dB)</b>	Conversion Factor 20 $log(S21)$ to 20 $log(R_V)$
150 $\Omega$	43.2	86.6	5.8	7.6 dB
1 kΩ	475	52.3	15.9	25.9 dB

<span id="page-15-1"></span>

## <span id="page-16-0"></span>EVALUATION BOARD

An evaluation board is available for experimentation. Various parameters such as gain, common-mode level, and input and output network configurations can be modified through minor resistor changes. The schematic and evaluation board artwork are presented i[n Figure 48,](#page-16-1) [Figure 49,](#page-16-2) and [Figure 50.](#page-16-3)



<span id="page-16-2"></span>

<span id="page-16-3"></span><span id="page-16-1"></span>

l.

## **Table 6. Evaluation Board Configuration Options**



## <span id="page-18-0"></span>OUTLINE DIMENSIONS



 $(CP-16-35)$ 

Dimensions shown in millimeters

## <span id="page-18-1"></span>**ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

**©2003–2015 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D03145-0-1/15(D)** 



www.analog.com

Rev. D | Page 19 of 19