

# LC<sup>2</sup>MOS Complete, Dual 12-Bit MDACs

AD7837

#### **FEATURES**

Two 12-Bit MDACs with Output Amplifiers
4-Quadrant Multiplication
Space-Saving 0.3", 24-Lead DIP and 24-Terminal
SOIC Package

Parallel Loading Structure: AD7847 (8 + 4) Loading Structure: AD7837

### **APPLICATIONS**

Automatic Test Equipment
Function Generation
Waveform Reconstruction
Programmable Power Supplies
Synchro Applications

### **GENERAL DESCRIPTION**

The AD7837/AD7847 is a complete, dual, 12-bit multiplying digital-to-analog converter with output amplifiers on a monolithic CMOS chip. No external user trims are required to achieve full specified performance.

Both parts are microprocessor compatible, with high speed data latches and interface logic. The AD7847 accepts 12-bit parallel data which is loaded into the respective DAC latch using the  $\overline{WR}$  input and a separate Chip Select input for each DAC. The AD7837 has a double-buffered 8-bit bus interface structure with data loaded to the respective input latch in two write operations. An asynchronous  $\overline{LDAC}$  signal on the AD7837 updates the DAC latches and analog outputs.


The output amplifiers are capable of developing  $\pm 10~V$  across a 2  $k\Omega$  load. They are internally compensated with low input offset voltage due to laser trimming at wafer level.


The amplifier feedback resistors are internally connected to  $V_{\rm OUT}$  on the AD7847.

The AD7837/AD7847 is fabricated in Linear Compatible CMOS (LC<sup>2</sup>MOS), an advanced, mixed technology process that combines precision bipolar circuits with low power CMOS logic.

A novel low leakage configuration ensures low offset errors over the specified temperature range.

### FUNCTIONAL BLOCK DIAGRAMS





### PRODUCT HIGHLIGHTS

- The AD7837/AD7847 is a dual, 12-bit, voltage-out MDAC on a single chip. This single chip design offers considerable space saving and increased reliability over multichip designs.
- 2. The AD7837 and the AD7847 provide a fast versatile interface to 8-bit or 16-bit data bus structures.

### REV. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 World Wide Web Site: http://www.analog.com
Fax: 781/326-8703 © Analog Devices, Inc., 2000

 $\begin{array}{ll} \textbf{AD7837--SPECIFICATIONS}^1 & (\textbf{V}_{DD}=+15~\textbf{V}\pm5\%,~\textbf{V}_{SS}=-15~\textbf{V}\pm5\%,~\textbf{AGNDA}=\textbf{AGNDB}=\textbf{DGND} \\ = 0~\textbf{V}.~\textbf{V}_{REFA}=\textbf{V}_{REFB}=+10~\textbf{V},~\textbf{R}_L=2~\textbf{k}\Omega,~\textbf{C}_L=100~\textbf{pF}~[\textbf{V}_{OUT}~connected~to~\textbf{R}_{FB}~\textbf{AD7837}].~\textbf{All~specifications~T}_{MIN}~\textbf{to~T}_{MAX}~unless~otherwise~noted.) \end{array}$ 

Parameter	A Version	B Version	S Version	Units	Test Conditions/Comments
STATIC PERFORMANCE					
Resolution	12	12	12	Bits	
Relative Accuracy <sup>2</sup>	±1	±1/2	±1	LSB max	
Differential Nonlinearity <sup>2</sup>	±1	±1	±1	LSB max	Guaranteed Monotonic
Zero Code Offset Error <sup>2</sup>					
@ +25°C	±2	±2	±2	mV max	DAC Latch Loaded with All 0s
$\overset{\smile}{\mathrm{T}_{\mathrm{MIN}}}$ to $\mathrm{T}_{\mathrm{MAX}}$	±4	±3	±4	mV max	Temperature Coefficient = $\pm 5 \mu V/^{\circ}C$ typ
Gain Error <sup>2</sup>					1 31
@ +25°C	±4	±2	±4	LSB max	DAC Latch Loaded with All 1s
$\overset{\smile}{\mathrm{T}_{\mathrm{MIN}}}$ to $\mathrm{T}_{\mathrm{MAX}}$	±5	±3	±5	LSB max	Temperature Coefficient = $\pm 2$ ppm of
					FSR/°C typ
DEFENENCE DIDITE					
REFERENCE INPUTS	0/10	0/12	0/10	10	m : 11
V <sub>REF</sub> Input Resistance	8/13	8/13	8/13	kΩ min/max	Typical Input Resistance = $10 \text{ k}\Omega$
V <sub>REFA</sub> , V <sub>REFB</sub> Resistance Matching	±2	±2	±2	% max	Typically ±0.25%
DIGITAL INPUTS					
Input High Voltage, VINH	2.4	2.4	2.4	V min	
Input Low Voltage, V <sub>INL</sub>	0.8	0.8	0.8	V max	
Input Current	±1	±1	±1	μA max	Digital Inputs at 0 V and V <sub>DD</sub>
Input Capacitance <sup>3</sup>	8	8	8	pF max	5 1 22
ANIALOG OLITPLITE					
ANALOG OUTPUTS			0.0	0.	
DC Output Impedance	0.2	0.2	0.2	Ω typ	V C . I. ACNID
Short Circuit Current	11	11	11	mA typ	V <sub>OUT</sub> Connected to AGND
POWER REQUIREMENTS <sup>4</sup>					
V <sub>DD</sub> Range	14.25/15.75	14.25/15.75	14.25/15.75	V min/max	
V <sub>SS</sub> Range	-14.25/-15.75	-14.25/-15.75	-14.25/-15.75	V min/max	
Power Supply Rejection					
$\Delta Gain/\Delta V_{DD}$	±0.01	±0.01	±0.01	% per % max	$V_{DD} = 15 \text{ V} \pm 5\%, V_{REF} = -10 \text{ V}$
$\Delta Gain/\Delta V_{SS}$	±0.01	±0.01	±0.01	% per % max	$V_{SS} = -15 \text{ V} \pm 5\%, V_{REF} = +10 \text{ V}$
$I_{ m DD}$	8	8	8	mA max	Outputs Unloaded. Inputs at Thresholds.
-טט					Typically 5 mA
$I_{SS}$	6	6	6	mA max	Outputs Unloaded. Inputs at Thresholds.
-55					Typically 3 mA
ACCULADA CEEDICEICC <sup>2</sup> , 3					
AC CHARACTERISTICS <sup>2, 3</sup> Voltage Output Settling Time	3	3	2	He typ	Settling Time to Within ±1/2 LSB of Final
Voltage Output Settling Time			3	μs typ	Value. DAC Latch Alternately Loaded
	5	5	5	μs max	with All 0s and All 1s
Slew Rate	11	11	11	V/µs typ	with Air 0s and Air 1s
Digital-to-Analog Glitch Impulse	10	10	10	nV secs typ	1 LSB Change Around Major Carry
Channel-to-Channel Isolation	10	10	10	iiv sees typ	1 LSB Change Around Major Carry
$V_{REFA}$ to $V_{OUTB}$	-95	_9 <b>5</b>	-95	dB typ	$V_{RFFA} = 20 \text{ V p-p}, 10 \text{ kHz Sine Wave}.$
V REFA TO VOUTE	"	"	73	dB typ	DAC Latches Loaded with All 0s
$ m V_{REFB}$ to $ m V_{OUTA}$	-95	<b>-95</b>	-95	dB typ	$V_{REFB} = 20 \text{ V p-p}, 10 \text{ kHz Sine Wave}.$
KEPB - COTA	1.3	**		5/F	DAC Latches Loaded with All 0s
Multiplying Feedthrough Error	-90	-90	-90	dB typ	$V_{REF}$ = 20 V p-p, 10 kHz Sine Wave.
				5/F	DAC Latch Loaded with All 0s
Unity Gain Small Signal BW	750	750	750	kHz typ	$V_{REF}$ = 100 mV p-p Sine Wave. DAC
				-51	Latch Loaded with All 1s
Full Power BW	175	175	175	kHz typ	$V_{REF} = 20 \text{ V p-p Sine Wave. DAC}$
				5, F	Latch Loaded with All 1s
Total Harmonic Distortion	-88	-88	-88	dB typ	$V_{REF} = 6 \text{ V rms}, 1 \text{ kHz. DAC Latch}$
				J.F	Loaded with All 1s
Digital Crosstalk	1	1	1	nV secs typ	Code Transition from All 0s to All 1s and
3					Vice Versa
Output Noise Voltage @ +25°C					See Typical Performance Graphs
(0.1 Hz to 10 Hz)	2	2	2	μV rms typ	Amplifier Noise and Johnson Noise of R <sub>FB</sub>
Digital Feedthrough	1	1	1	nV secs typ	
Digital i coathiough	1 *	*	_ *	11 v occo typ	

### NOTES

Specifications subject to change without notice.

www.datasheetall.com

<sup>&</sup>lt;sup>1</sup>Temperature ranges are as follows: A, B Versions, -40°C to +85°C; S Version, -55°C to +125°C.

<sup>&</sup>lt;sup>2</sup>See Terminology.

<sup>&</sup>lt;sup>3</sup>Guaranteed by design and characterization, not production tested.

<sup>&</sup>lt;sup>4</sup>The Devices are functional with  $V_{DD}/V_{SS} = \pm 12 \text{ V}$  (See typical performance graphs.).

# TIMING CHARACTERISTICS 1, 2, 3 $(V_{DD}=+15~V~\pm~5\%,~V_{SS}=-15~V~\pm~5\%,~AGNDA=AGNDB=DGND=0~V)$

Parameter	Limit at T <sub>MIN</sub> , T <sub>MAX</sub> (All Versions)	Unit	Conditions/Comments
$t_1$	0	ns min	CS to WR Setup Time
$t_2$	0	ns min	$\overline{\text{CS}}$ to $\overline{\text{WR}}$ Hold Time
$t_3$	30	ns min	WR Pulsewidth
$t_4$	80	ns min	Data Valid to WR Setup Time
t <sub>5</sub>	0	ns min	Data Valid to WR Hold Time
$t_6^4$	0	ns min	Address to WR Setup Time
$t_7^4$	0	ns min	Address to $\overline{ m WR}$ Hold Time
$t_8^4$	50	ns min	LDAC Pulsewidth

#### NOTES

### **ABSOLUTE MAXIMUM RATINGS\***

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ 

• •
$V_{DD}$ to DGND, AGNDA, AGNDB0.3 V to +17 V
$V_{SS}^{-1}$ to DGND, AGNDA, AGNDB +0.3 V to -17 V
V <sub>REFA</sub> , V <sub>REFB</sub> to AGNDA, AGNDB
$V_{SS}$ – 0.3 V to $V_{DD}$ + 0.3 V
AGNDA, AGNDB to DGND0.3 V to $V_{DD}$ + 0.3 V
V <sub>OUTA</sub> <sup>2</sup> , V <sub>OUTB</sub> <sup>2</sup> to AGNDA, AGNDB
$\dots$ $V_{SS}$ – 0.3 V to $V_{DD}$ + 0.3 V
$R_{FBA}^{3}$ , $R_{FBB}^{3}$ to AGNDA, AGNDB
$V_{SS} - 0.3 \text{ V to } V_{DD} + 0.3 \text{ V}$
Digital Inputs to DGND $\dots -0.3 \text{ V}$ to $V_{DD}$ + 0.3 V
Operating Temperature Range
Commercial/Industrial (A, B Versions)40°C to +85°C
Extended (S Version)
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10 secs) 300°C
Power Dissipation (Any Package) to +75°C 1000 mW
Derates above +75°C by 10 mW/°C

### NOTES

### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature	Relative	Package
	Range	Accuracy	Option <sup>2</sup>
AD7837AN	-40°C to +85°C	±1 LSB	N-24
AD7837BN	-40°C to +85°C	±1/2 LSB	N-24
AD7837AR	-40°C to +85°C	±1 LSB	R-24
AD7837BR	-40°C to +85°C	±1/2 LSB	R-24
AD7837AQ	-40°C to +85°C	±1 LSB	Q-24
AD7837BQ	-40°C to +85°C	±1/2 LSB	Q-24
AD7837SO	-55°C to +125°C	±1/2 LSB	Q-24
AD7847AN	-40°C to +85°C	±1 LSB	N-24
AD7847BN	-40°C to +85°C	±1/2 LSB	N-24
AD7847AR	-40°C to +85°C	±1 LSB	R-24
AD7847BR	-40°C to +85°C	±1/2 LSB	R-24
AD7847AQ	-40°C to +85°C	±1 LSB	Q-24
AD7847BQ	-40°C to +85°C	±1/2 LSB	Q-24
AD7847SQ	-55°C to +125°C	±1 LSB	Q-24

### NOTES

### **CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although these devices feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. C –3–

 $<sup>^{1}</sup>$ All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.

<sup>&</sup>lt;sup>2</sup>See Figures 3 and 5.

<sup>&</sup>lt;sup>3</sup>Guaranteed by design and characterization, not production tested.

<sup>&</sup>lt;sup>4</sup>AD7837 only.

 $<sup>^1\</sup>text{If}\,V_{SS}$  is open circuited with  $V_{DD}$  and either AGND applied, the  $V_{SS}$  pin will float positive, exceeding the Absolute Maximum Ratings. If this possibility exists, a Schottky diode connected between  $V_{SS}$  and AGND (cathode to AGND) ensures the Maximum Ratings will be observed.

<sup>&</sup>lt;sup>2</sup>The outputs may be shorted to voltages in this range provided the power dissipation of the package is not exceeded.

<sup>&</sup>lt;sup>3</sup>AD7837 only.

<sup>\*</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one Absolute Maximum Rating may be applied at any one time.

 $<sup>^1{\</sup>rm To}$  order MIL-STD-883, Class B processed parts, add /883B to part number.  $^2{\rm N}$  = Plastic DIP; Q = Cerdip; R = SOIC.

### AD7837

#### **TERMINOLOGY**

### Relative Accuracy (Linearity)

Relative accuracy, or endpoint linearity, is a measure of the maximum deviation of the DAC transfer function from a straight line passing through the endpoints. It is measured after allowing for zero and full-scale errors and is expressed in LSBs or as a percentage of full-scale reading.

### **Differential Nonlinearity**

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm 1$  LSB or less over the operating temperature range ensures monotonicity.

#### Zero Code Offset Error

Zero code offset error is the error in output voltage from  $V_{OUTA}$  or  $V_{OUTB}$  with all 0s loaded into the DAC latches. It is due to a combination of the DAC leakage current and offset errors in the output amplifier.

### **Gain Error**

Gain error is a measure of the output error between an ideal DAC and the actual device output with all 1s loaded. It does not include offset error.

### **Total Harmonic Distortion**

This is the ratio of the root-mean-square (rms) sum of the harmonics to the fundamental, expressed in dBs.

### **Multiplying Feedthrough Error**

This is an ac error due to capacitive feedthrough from the  $V_{REF}$  input to  $V_{OUT}$  of the same DAC when the DAC latch is loaded with all 0s.

### Channel-to-Channel Isolation

This is an ac error due to capacitive feedthrough from the  $V_{REF}$  input on one DAC to  $V_{OUT}$  on the other DAC. It is measured with the DAC latches loaded with all 0s.

### Digital Feedthrough

Digital feedthrough is the glitch impulse injected from the digital inputs to the analog output when the data inputs change state, but the data in the DAC latches is not changed.

For the AD7837, it is measured with  $\overline{\text{LDAC}}$  held high. For the AD7847, it is measured with  $\overline{\text{CSA}}$  and  $\overline{\text{CSB}}$  held high.

### **Digital Crosstalk**

Digital crosstalk is the glitch impulse transferred to the output of one converter due to a change in digital code on the DAC latch of the other converter. It is specified in nV secs.

### Digital-to-Analog Glitch Impulse

This is the voltage spike that appears at the output of the DAC when the digital code changes, before the output settles to its final value. The energy in the glitch is specified in nV secs and is measured for a 1 LSB change around the major carry transition (0111 1111 1111 to 1000 0000 0000 and vice versa).

### Unity Gain Small Signal Bandwidth

This is the frequency at which the small signal voltage output from the output amplifier is 3 dB below its dc level. It is measured with the DAC latch loaded with all 1s.

### Full Power Bandwidth

This is the maximum frequency for which a sinusoidal input signal will produce full output at rated load with a distortion less than 3%. It is measured with the DAC latch loaded with all 1s.

### AD7837 PIN FUNCTION DESCRIPTION (DIP AND SOIC PIN NUMBERS)

Pin	Mnemonic	Description
1	CS	Chip Select. Active low logic input. The device is selected when this input is active.
2	R <sub>FBA</sub>	Amplifier Feedback Resistor for DAC A.
3	V <sub>REFA</sub>	Reference Input Voltage for DAC A. This may be an ac or dc signal.
4	V <sub>OUTA</sub>	Analog Output Voltage from DAC A.
5	AGNDA	Analog Ground for DAC A.
6	$V_{\mathrm{DD}}$	Positive Power Supply.
7	V <sub>SS</sub>	Negative Power Supply.
8	AGNDB	Analog Ground for DAC B.
9	V <sub>OUTB</sub>	Analog Output Voltage from DAC B.
10	$V_{REFB}$	Reference Input Voltage for DAC B. This may be an ac or dc signal.
11	DGND	Digital Ground. Ground reference for digital circuitry.
12	R <sub>FBB</sub>	Amplifier Feedback Resistor for DAC B.
13	WR	Write Input. $\overline{WR}$ is an active low logic input which is used in conjunction with $\overline{CS}$ , A0 and A1 to write data to the input latches.
14	LDAC	DAC Update Logic Input. Data is transferred from the input latches to the DAC latches when $\overline{\text{LDAC}}$
		is taken low.
15	A1	Address Input. Most significant address input for input latches (see Table II).
16	A0	Address Input. Least significant address input for input latches (see Table II).
17-20	DB7-DB4	Data Bit 7 to Data Bit 4.
21–24	DB3-DB0	Data Bit 3 to Data Bit 0 (LSB) or Data Bit 11 (MSB) to Data Bit 8.

–4– REV. C

### AD7847 PIN FUNCTION DESCRIPTION (DIP AND SOIC PIN NUMBERS)

Pin	Mnemonic	Description
1	CSA	Chip Select Input for DAC A. Active low logic input. DAC A is selected when this input is low.
2	CSB	Chip Select Input for DAC B. Active low logic input. DAC B is selected when this input is low.
3	$V_{ m REFA}$	Reference Input Voltage for DAC A. This may be an ac or dc signal.
4	V <sub>OUTA</sub>	Analog Output Voltage from DAC A.
5	AGNDA	Analog Ground for DAC A.
6	$V_{ m DD}$	Positive Power Supply.
7	$V_{SS}$	Negative Power Supply.
8	AGNDB	Analog Ground for DAC B.
9	$V_{OUTB}$	Analog Output Voltage from DAC B.
10	$V_{REFB}$	Reference Input Voltage for DAC B. This may be an ac or dc signal.
11	DGND	Digital Ground.
12	DB11	Data Bit 11 (MSB).
13	WR	Write Input. $\overline{WR}$ is a positive edge triggered input which is used in conjunction with $\overline{CSA}$ and $\overline{CSB}$ to write data to the DAC latches.
14-24	DB10-DB0	Data Bit 10 to Data Bit 0 (LSB).

# AD7837 PIN CONFIGURATION DIP AND SOIC

#### 24 DB0 R<sub>FBA</sub> 2 23 DB1 22 DB2 21 DB3 V<sub>OUTA</sub> 4 AGNDA 5 AD7837 $V_{DD}$ 6 TOP VIEW (Not to Scale) V<sub>SS</sub> 7 AGNDB 8 17 DB7 16 A0 V<sub>OUTB</sub> 9 15 A1 V<sub>REFB</sub> 10 DGND 11 14 LDAC 13 WR R<sub>FBB</sub> 12

### AD7847 PIN CONFIGURATION DIP AND SOIC

CSA CSB VREFA VOUTA AGNDA VDD VSS AGNDB VOUTB VREFB DGND	2 3 4 5 6 7 8 9	AD7847 TOP VIEW (Not to Scale)	24 23 22 21 20 19 18 17 16 15	DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 DB8 DB9 DB10
DB11	12		13	WR

REV. C –5–

# **AD7837—Typical Performance Graphs**





Figure 1. Frequency Response



V<sub>DD</sub>/V<sub>SS</sub> - Volts

Figure 4. Linearity vs. Power Supply

13




Figure 7. Multiplying Feedthrough Error vs. Frequency




Figure 2. Output Voltage Swing vs. Resistive Load




Figure 5. Noise Spectral Density vs. Frequency




Figure 8. Large Signal Pulse Response




Figure 3. DAC-to-DAC Linearity Matching




Figure 6. THD vs. Frequency




Figure 9. Small Signal Pulse Response

# CIRCUIT INFORMATION D/A SECTION

A simplified circuit diagram for one of the D/A converters and output amplifier is shown in Figure 10.

A segmented scheme is used whereby the 2 MSBs of the 12-bit data word are decoded to drive the three switches A-C. The remaining 10 bits drive the switches (S0–S9) in a standard R-2R ladder configuration.

Each of the switches A–C steers 1/4 of the total reference current with the remaining 1/4 passing through the R-2R section.

The output amplifier and feedback resistor perform the current to voltage conversion giving

$$V_{OUT} = -D \times V_{REF}$$

where D is the fractional representation of the digital word. (D can be set from 0 to 4095/4096.)

The output amplifier can maintain  $\pm 10~V$  across a 2 k $\Omega$  load. It is internally compensated and settles to 0.01% FSR (1/2 LSB) in less than 5  $\mu$ s. Note that on the AD7837,  $V_{OUT}$  must be connected externally to  $R_{FR}$ .




Figure 10. D/A Simplified Circuit Diagram

### **INTERFACE LOGIC INFORMATION—AD7847**

The input control logic for the AD7847 is shown in Figure 11. The part contains a 12-bit latch for each DAC. It can be treated as two independent DACs, each with its own  $\overline{CS}$  input and a common  $\overline{WR}$  input.  $\overline{CSA}$  and  $\overline{WR}$  control the loading of data to the DAC A latch, while  $\overline{CSB}$  and  $\overline{WR}$  control the loading of the DAC B latch. The latches are edge triggered so that input data is latched to the respective latch on the rising edge of  $\overline{WR}$ . If  $\overline{CSA}$  and  $\overline{CSB}$  are both low and  $\overline{WR}$  is taken high, the same data will be latched to both DAC latches. The control logic truth table is shown in Table I, while the write cycle timing diagram for the part is shown in Figure 12.




Figure 11. AD7847 Input Control Logic

Table I. AD7847 Truth Table

<b>C</b> SA	CSB	WR	Function
X	X	1	No Data Transfer
1	1	X	No Data Transfer
0	1		Data Latched to DAC A
1	0	₹	Data Latched to DAC B
0	0		Data Latched to Both DACs
₹	1	0	Data Latched to DAC A
1	<b>.</b>	0	Data Latched to DAC B
₹	₹	0	Data Latched to Both DACs

X = Don't Care. I = Rising Edge Triggered.




Figure 12. AD7847 Write Cycle Timing Diagram

#### INTERFACE LOGIC INFORMATION—AD7837

The input loading structure on the AD7837 is configured for interfacing to microprocessors with an 8-bit-wide data bus. The part contains two 12-bit latches per DAC—an input latch and a DAC latch. Each input latch is further subdivided into a least-significant 8-bit latch and a most-significant 4-bit latch. Only the data held in the DAC latches determines the outputs from the part. The input control logic for the AD7837 is shown in Figure 13, while the write cycle timing diagram is shown in Figure 14.




Figure 13. AD7837 Input Control Logic

REV. C -7-

### **AD7837**




Figure 14. AD7837 Write Cycle Timing Diagram

 $\overline{\text{CS}}$ ,  $\overline{\text{WR}}$ , A0 and A1 control the loading of data to the input latches. The eight data inputs accept right-justified data. Data can be loaded to the input latches in any sequence. Provided that  $\overline{\text{LDAC}}$  is held high, there is no analog output change as a result of loading data to the input latches. Address lines A0 and A1 determine which latch data is loaded to when  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  are low. The control logic truth table for the part is shown in Table II.

Table II. AD7837 Truth Table

$\overline{\mathbf{CS}}$	WR	A1	A0	LDAC	Function
1	X	X	X	1	No Data Transfer
X	1	X	X	1	No Data Transfer
0	0	0	0	1	DAC A LS Input Latch Transparent
0	0	0	1	1	DAC A MS Input Latch Transparent
0	0	1	0	1	DAC B LS Input Latch Transparent
0	0	1	1	1	DAC B MS Input Latch Transparent
1	1	X	X	0	DAC A and DAC B DAC Latches
					Updated Simultaneously from the
					Respective Input Latches

X = Don't Care.

The  $\overline{LDAC}$  input controls the transfer of 12-bit data from the input latches to the DAC latches. When  $\overline{LDAC}$  is taken low, both DAC latches, and hence both analog outputs, are updated at the same time. The data in the DAC latches is held on the rising edge of  $\overline{LDAC}$ . The  $\overline{LDAC}$  input is asynchronous and independent of  $\overline{WR}$ . This is useful in many applications especially in the simultaneous updating of multiple AD7837s. However, care must be taken while exercising  $\overline{LDAC}$  during a write cycle. If an  $\overline{LDAC}$  operation overlaps a  $\overline{CS}$  and  $\overline{WR}$  operation, there is a possibility of invalid data being latched to the output. To avoid this,  $\overline{LDAC}$  must remain low after  $\overline{CS}$  or  $\overline{WR}$  return high for a period equal to or greater than  $t_8$ , the minimum  $\overline{LDAC}$  pulsewidth.

### UNIPOLAR BINARY OPERATION

Figure 15 shows DAC A on the AD7837/AD7847 connected for unipolar binary operation. Similar connections apply for DAC B. When  $V_{\rm IN}$  is an ac signal, the circuit performs 2-quadrant multiplication. The code table for this circuit is shown in Table III. Note that on the AD7847 the feedback resistor  $R_{\rm FB}$  is internally connected to  $V_{\rm OUT}$ .




Figure 15. Unipolar Binary Operation

Table III. Unipolar Code Table

DAC Latch Contents MSB LSB	Analog Output, V <sub>OUT</sub>
1111 1111 1111	$-V_{IN}  imes \left(rac{4095}{4096} ight)$
1000 0000 0000	$-V_{IN} \times \left(\frac{2048}{4096}\right) = -1/2 \ V_{IN}$
0000 0000 0001	$-V_{IN} imes\left(rac{1}{4096} ight)$
0000 0000 0000	0 V

Note 1 LSB = 
$$\frac{V_{IN}}{4096}$$

-8- REV. C

# BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

Figure 16 shows the AD7837/AD7847 connected for bipolar operation. The coding is offset binary as shown in Table IV. When  $V_{\rm IN}$  is an ac signal, the circuit performs 4-quadrant multiplication. To maintain the gain error specifications, resistors R1, R2 and R3 should be ratio matched to 0.01%. Note that on the AD7847 the feedback resistor  $R_{FB}$  is internally connected to  $V_{\rm OUT}$ .




Figure 16. Bipolar Offset Binary Operation

Table IV. Bipolar Code Table

DAC Latch Contents MSB LSB	Analog Output, V <sub>OUT</sub>
1111 1111 1111	$+V_{IN}  imes \left(rac{2047}{2048} ight)$
1000 0000 0001	$+V_{IN} imes\left(rac{1}{2048} ight)$
1000 0000 0000	0 V
0111 1111 1111	$-V_{IN}  imes \left(rac{1}{2048} ight)$
0000 0000 0000	$-V_{IN} \times \left(\frac{2048}{2048}\right) = -V_{IN}$

Note 1 LSB =  $\frac{V_{IN}}{2048}$ .

### **APPLICATIONS**

### PROGRAMMABLE GAIN AMPLIFIER (PGA)

The dual DAC/amplifier combination along with access to  $R_{\rm FB}$  make the AD7837 ideal as a programmable gain amplifier. In this application, the DAC functions as a programmable resistor in the amplifier feedback loop. This type of configuration is shown in Figure 17 and is suitable for ac gain control. The circuit consists of two PGAs in series. Use of a dual configuration provides greater accuracy over a wider dynamic range than a single PGA solution. The overall system gain is the product of the individual gain stages. The effective gains for each stage are controlled by the DAC codes. As the code decreases, the effective DAC resistance increases, and so the gain also increases.




Figure 17. Dual PGA Circuit

The transfer function is given by

$$\frac{V_{OUT}}{V_{IN}} = \frac{R_{EQA}}{R_{FBA}} \times \frac{R_{EQB}}{R_{FBB}} \tag{1}$$

where  $R_{EQA}$ ,  $R_{EQB}$  are the effective DAC resistances controlled by the digital input code:

$$R_{EQ} = \frac{2^{12} R_{IN}}{N} \tag{2}$$

where  $R_{IN}$  is the DAC input resistance and is equal to  $R_{FB}$  and N = DAC input code in decimal.

The transfer function in (1) thus simplifies to

$$\frac{V_{OUT}}{V_{IN}} = \frac{2^{12}}{N_A} \times \frac{2^{12}}{N_B} \tag{3}$$

where  $N_A$  = DAC A input code in decimal and  $N_B$  = DAC B input code in decimal.

 $N_A$ ,  $N_B$  may be programmed between 1 and  $(2^{12}-1)$ . The zero code is not allowed as it results in an open loop amplifier response. To minimize errors, the digital codes  $N_A$  and  $N_B$  should be chosen to be equal to or as close as possible to each other to achieve the required gain.

REV. C –9–

### AD7837

### ANALOG PANNING CIRCUIT

In audio applications it is often necessary to digitally "pan" or split a single signal source into a two-channel signal while maintaining the total power delivered to both channels constant. This may be done very simply by feeding the signal into the  $V_{REF}$  input of both DACs. The digital codes are chosen such that the code applied to DAC B is the two's complement of that applied to DAC A. In this way the signal may be panned between both channels as the digital code is changed. The total power variation with this arrangement is 3 dB.

For applications which require more precise power control the circuit shown in Figure 18 may be used. This circuit requires the AD7837/AD7847, an AD712 dual op amp and eight equal value resistors.

Again both channels are driven with two's complementary data. The maximum power variation using this circuit is only 0.5 dBs.




Figure 18. Analog Panning Circuit

The voltage output expressions for the two channels are as follows:

$$V_{OUTA} = -V_{IN} \left( \frac{N_A}{2^{12} + N_A} \right)$$

$$V_{OUTB} = -V_{IN} \left( \frac{N_B}{2^{12} + N_B} \right)$$

where  $N_A$  = DAC A input code in decimal (1  $\leq N_A \leq$  4095) and  $N_B$  = DAC B input code in decimal (1  $\leq N_B \leq$  4095) with  $N_B$  = 2s complement of  $N_A$ .

The two's complement relationship between  $N_A$  and  $N_B$  causes  $N_B$  to increase as  $N_A$  decreases and vice versa.

Hence  $N_A + N_B = 4096$ .

With  $N_A = 2048$ , then  $N_B = 2048$  also; this gives the balanced condition where the power is split equally between both channels. The total power variation as the signal is fully panned from Channel B to Channel A is shown in Figure 19.




Figure 19. Power Variation for Circuit in Figure 9

### **APPLYING THE AD7837/AD7847**

### **General Ground Management**

AC or transient voltages between the analog and digital grounds i.e., between AGNDA/AGNDB and DGND can cause noise injection into the analog output. The best method of ensuring that both AGNDs and DGND are equal is to connect them together at the AD7837/AD7847 on the circuit board. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AGND and DGND pins (1N914 or equivalent).

### **Power Supply Decoupling**

In order to minimize noise it is recommended that the  $V_{DD}$  and the  $V_{SS}$  lines on the AD7837/AD7847 be decoupled to DGND using a 10  $\mu F$  in parallel with a 0.1  $\mu F$  ceramic capacitor.

### **Operation with Reduced Power Supply Voltages**

The AD7837/AD7847 is specified for operation with  $V_{DD}/V_{SS}$  =  $\pm 15~V \pm 5\%$ . The part may be operated down to  $V_{DD}/V_{SS}$  =  $\pm 10~V$  without significant linearity degradation. See typical performance graphs. The output amplifier however requires approximately 3 V of headroom so the  $V_{REF}$  input should not approach within 3 V of either power supply voltages in order to maintain accuracy.

### **MICROPROCESSOR INTERFACING-AD7847**

Figures 20 to 22 show interfaces between the AD7847 and three popular 16-bit microprocessor systems, the 8086, MC68000 and the TMS320C10. In all interfaces, the AD7847 is memorymapped with a separate memory address for each DAC latch.

### AD7847-8086 Interface

Figure 20 shows an interface between the AD7847 and the 8086 microprocessor. A single MOV instruction loads the 12-bit word into the selected DAC latch and the output responds on the rising edge of  $\overline{WR}$ .

–10– REV. C




Figure 20. AD7847 to 8086 Interface

### AD7847-MC68000 Interface

Figure 21 shows an interface between the AD7847 and the MC68000. Once again a single MOVE instruction loads the 12-bit word into the selected DAC latch.  $\overline{\text{CSA}}$  and  $\overline{\text{CSB}}$  are AND-gated to provide a  $\overline{\text{DTACK}}$  signal when either DAC latch is selected.




Figure 21. AD7847 to MC68000 Interface

### AD7847-TMS320C10 Interface

Figure 22 shows an interface between the AD7847 and the TMS320C10 DSP processor. A single OUT instruction loads the 12-bit word into the selected DAC latch.




Figure 22. AD7847 to TMS320C10 Interface

### MICROPROCESSOR INTERFACING-AD7837

Figures 23 to 25 show the AD7837 configured for interfacing to microprocessors with 8-bit data bus systems. In all cases, data is right-justified and the AD7837 is memory-mapped with the two lowest address lines of the microprocessor address bus driving the A0 and A1 inputs of the AD7837. Five separate memory addresses are required, one for the each MS latch and one for each LS latch and one for the common  $\overline{\text{LDAC}}$  input. Data is written to the respective input latch in two write operations. Either high byte or low byte data can be written first to the input latch. A write to the AD7837  $\overline{\text{LDAC}}$  address transfers the data from the input latches to the respective DAC latches and updates both analog outputs. Alternatively, the  $\overline{\text{LDAC}}$  input can be asynchronous and can be common to several AD7837s for simultaneous updating of a number of voltage channels.

### AD7837-8051/8088 Interface

Figure 23 shows the connection diagram for interfacing the AD7837 to both the 8051 and the 8088. On the 8051, the signal  $\overline{\text{PSEN}}$  is used to enable the address decoder while  $\overline{\text{DEN}}$  is used on the 8088.




Figure 23. AD7837 to 8051/8088 Interface

### AD7837-MC68008 Interface

An interface between the AD7837 and the MC68008 is shown in Figure 24. In the diagram shown, the  $\overline{LDAC}$  signal is derived from an asynchronous timer but this can be derived from the address decoder as in the previous interface diagram.




Figure 24. AD7837 to 68008 Interface

REV. C –11–

### AD7837-6502/6809 Interface

Figure 25 shows an interface between the AD7837 and the 6502 or 6809 microprocessor. For the 6502 microprocessor, the  $\phi 2$  clock is used to generate the  $\overline{WR}$ , while for the 6809 the E signal is used.





Figure 25. AD7837 to 6502/6809 Interface

### **OUTLINE DIMENSIONS**


Dimensions shown in inches and (mm).

### 24-Lead Plastic DIP (N-24)

### 24-Lead Cerdip (Q-24)



### 24-Lead SOIC (R-24)



- 1. LEAD NO. 1 IDENTIFIED BY A DOT.
- 2. SOIC LEADS WILL EITHER BE TIN PLATED OR SOLDER DIPPED IN ACCORDANCE WITH MIL-M-38510 REQUIREMENTS.