

Buffered, 8-Channel Simultaneous Sampling, 16-Bit 250 kSPS DAS

FEATURES

- ► Complete 16-bit data acquisition system
	- ► Simultaneous sampling of 8 internally buffered channels
	- ► 250 kSPS per channel throughput
	- ► Differential, wide common-mode range inputs
	- ► ±75 pA typical input leakage at 25°C
	- ► Full-scale input step settling time < 300 ns
	- ► Integrated reference and reference buffer (4.096 V)
	- ► Integrated supply decoupling capacitors
	- ► 27 mW per channel at 250 kSPS, scales with throughput
- ► Minimal external signal conditioning
- ► Seamless high dynamic range
	- ► Per sample, per channel automatic gain ranging
	- ► Maintains ppm-level INL
- ► Per channel SoftSpan input ranges, bipolar or unipolar
- ► ±40 V, ±25 V, ±20 V, ±12.5 V, ±10 V, ±6.25 V, ±5 V, ±2.5 V
- ► 0 V to 40 V, 25 V, 20 V, 12.5 V, 10 V, 6.25 V, 5 V, 2.5 V

FUNCTIONAL BLOCK DIAGRAM

- ► Rail-to-rail input overdrive tolerance
- ► High performance
	- \triangleright INL: \pm 160 μV typical (\pm 40 V range)
	- ► SNR: 94.6 dB single-conversion typical (±40 V range)
	- ► DR: 98.1 dB single-conversion typical (±40 V range)
	- ► THD: −117 dB typical (±40 V range)
	- ► CMRR: 120 dB typical
- ► Digital flexibility
	- ► SPI CMOS (0.9 V to 5.25 V) and LVDS serial input and output
	- ► Optional oversampling with 16-bit digital averaging
	- ► Optional offset, gain, and phase correction
- ► [7.00 mm × 7.00 mm, 64-ball BGA](#page-67-0) full solution footprint

APPLICATIONS

- ► Automatic test equipment
- ► Avionics and aerospace
- ► Instrumentation and control systems
- ► Semiconductor manufacturing
- ► Test and measurement

Figure 1. Functional Block Diagram (Example Analog-Input Signal Use Cases Shown)

Rev. 0

DOCUMENT FEEDBACK TECHNICAL SUPPORT

www.datasheetall.com

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

REVISION HISTORY

8/2024—Revision 0: Initial Version

GENERAL DESCRIPTION

The AD4855 is a fully buffered, 8-channel simultaneous sampling, 16-bit, 250 kSPS data acquisition system (DAS) with differential, wide common-mode range inputs. Its functional architecture is shown in [Figure 1.](#page-0-0) Operating from a 5 V low voltage supply, flexible input buffer supplies, and using the precision low drift internal reference and reference buffer, the AD4855 allows the SoftSpan range of each channel to be independently configured to match the native application signal swing, minimizing additional external signal conditioning. To further maximize single-conversion dynamic range, the AD4855 incorporates seamless high dynamic range (SHDR) technology. When enabled, the input signal path gain of the channel is automatically optimized on a sample-by-sample basis, minimizing converter noise on each sample without impacting linearity.

The 11 MHz bandwidth, picoamp input analog buffers, wide input common-mode range, and 120 dB common-mode rejection ratio (CMRR) of the AD4855 allow the DAS to directly digitize input signals with arbitrary swings on INx+ and INx−. Its input signal flexibility, combined with ±160 μV integral nonlinearity (INL), no missing codes at 16 bits, 94.6 dB signal to noise ratio (SNR), and 98.1 dB dynamic range, make the AD4855 an ideal choice for applications requiring high accuracy, throughput, and precision in a compact solution footprint. Enabling 16-bit oversampling offers further SNR and dynamic range improvements. Optional per channel offset, gain, and phase adjustment provide the ability to calibrate and remove system-level errors upstream to the DAS.

The AD4855 features a serial peripheral interface (SPI) register configuration bus (0.9 V to 5.25 V) and supports both low voltage differential signaling buses (LVDS) and complementary metal-oxide semiconductor (CMOS) conversion data output buses, selectable using the LVDS/CMOS pin. Between one and eight lines of data output can be employed in CMOS mode, allowing the user to optimize bus width and throughput.

The [7.00 mm × 7.00 mm, 64-ball, ball grid array \(BGA\)](#page-67-0) of the

AD4855 includes all critical power supply and reference bypass capacitors, minimizing full solution footprint and component count and reducing sensitivity to application printed circuit board (PCB) layout. The device operates over an extended industrial temperature range of −40°C to +125°C.

Note that throughout this data sheet, multifunction pins such as LVDS/CMOS are referred to either by the entire pin name or by a single function of the pin. For example, LVDS when only that function is relevant.

COMPANION PRODUCTS

- ► **Voltage references:** LTC6655-4.096 or ADR4540
- ► **Power solutions:** LT1761, LT8330, and/or LT3042

V $\rm{e_E}$ = −40.75 V to 0 V, V $\rm{C_C}$ = 7.25 V to 48 V, (V $\rm{C_C}$ − V $\rm{e_E}$) = 10 V to 48 V, V $\rm{D_D}$ = 5 V, V $\rm{_{DDH}}$ = 2.5 V, 1.8 V low drop out (LDO) regulator enabled, and V_{IO} = 0.9 V to 5.25 V. All channels convert at a sampling frequency (f $_{\rm S}$) = 250 kSPS, internal reference and reference buffer enabled, all SoftSpan ranges, fully-differential input signal drive in SoftSpan 15 and SoftSpan 13, true bipolar or unipolar signal drive in other bipolar or unipolar SoftSpan ranges, and all specifications T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = 25°C.

Table 1. Specifications (Continued)

¹ Positive analog-input pin voltage.

² Negative analog-input pin voltage.

³ REFBUF pin voltage scaled by (1/1.024), nominally 4 V.

- ⁴ REFBUF pin voltage, nominally 4.096 V.
- ⁵ Common-mode voltage of the positive analog-input pin and the negative analog-input pin.
- 6 Exceeding these limits on any channel may corrupt conversion results on other channels. Driving an analog input greater than V_{CC} on any channel up to 10 mA does not affect conversion results on other channels. Driving an analog input less than V_{EE} may corrupt conversion results on other channels. Refer to the [Analog Input Overdrive](#page-35-0) [Tolerance](#page-35-0) section for further details. Refer to the [Absolute Maximum Ratings](#page-17-0) section for pin voltage and current limits related to device reliability.
- ⁷ Positive analog-input pin resistance.
- ⁸ Negative analog-input pin resistance.
- ⁹ Positive analog-input pin capacitance.
- ¹⁰ Negative analog-input pin capacitance.
- ¹¹ A plot of the input-referred transition noise vs. the differential input level with SHDR on and off is shown in [Figure 18](#page-22-0).

¹² LSB vs. SoftSpan shown in [Table 12](#page-30-0).

- ¹³ These specifications are measured while externally supplying V_{REFIO} = 4.096 V with the internal band-gap reference powered down. The specifications do not include nominal value or the temperature drift terms associated with the internal band-gap.
- ¹⁴ When REFIO is overdriven, the internal band-gap reference must be disabled using the [Device Control Register.](#page-61-0)
- ¹⁵ All specifications in dB are referred to a full-scale input in the relevant SoftSpan input range, except for crosstalk, which is referred to the crosstalk injection signal amplitude, and the THD, which is referred to the fundamental input signal amplitude.
- ¹⁶ A plot of dynamic range vs. oversampling ratio (OSR) is shown in [Figure 34](#page-25-0).
- ¹⁷ Sine wave at frequency on injection channel (f_{INJ}) = 100 kHz and second sine wave at frequency on receiver channels (f_{RCV}) = 1 kHz.
- ¹⁸ Temperature coefficient is calculated by dividing the maximum change in the output voltage by the specified temperature range (T_{MAX} T_{MIN}).
- ¹⁹ When REFBUF is overdriven, the internal band-gap reference and reference buffer must be disabled using the [Device Control Register.](#page-61-0)
- 20 I_{RFFBUF} varies proportionally with the sample rate and the number of active channels.
- ²¹ Enable or disable the LVDS termination resistance and half-bias mode using the [Device Control Register](#page-61-0).
- ²² A plot of the CMOS operating mode currents vs. sample rate is shown in [Figure 33.](#page-25-0)
- ²³ Refer to the [Absolute Maximum Ratings](#page-17-0) section and the [Junction Temperature](#page-17-0) section for the junction temperature limits related to device reliability.

TIMING SPECIFICATIONS

V $\rm{_{EE}}$ = −40.75 V to 0 V, V $\rm{_{CC}}$ = 7.25 V to 48 V, (V $\rm{_{CC}}$ − V $\rm{_{EE}}$) = 10 V to 48 V, V $\rm{_{DD}}$ = 5 V, V $\rm{_{DDH}}$ = 2.5 V, 1.8 V LDO regulator enabled, and V $\rm{_{IO}}$ = 0.9 V to 5.25 V. All channels convert at sampling frequency (f_S) = 250 kSPS, internal reference and reference buffer enabled, all SoftSpan ranges, fully-differential input signal drive in SoftSpan 15 and SoftSpan 13, true bipolar or unipolar signal drive in other bipolar or unipolar SoftSpan ranges, and all specifications T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = 25°C. Interface timing tested using a 25 pF load capacitance on CMOS outputs, a 100 Ω differential termination resistance between LVDS output differential pairs, internal termination resistance enabled on LVDS input differential pairs, LVDS full-bias mode enabled, and V_{ICM} = 1.2 V and V_{ID} = ±350 mV on LVDS input differential pairs.

Table 2. Universal Timing

¹ The acquisition phase is the time available for the ADCs to acquire a new input with the DAS running at a throughput rate of 250 kSPS.

Figure 2. Universal Timing

Table 3. SPI Register Configuration Bus Read/Write Timing

Figure 3. SPI Register Configuration Bus Write Timing

Figure 5. SPI Register Configuration Bus 4-Wire Read Timing

Table 4. CMOS Conversion Data Output Timing

Figure 6. CMOS Conversion Data Bus Timing

Table 5. LVDS Conversion Data Output Timing

Figure 7. LVDS Conversion Data Bus Timing

ABSOLUTE MAXIMUM RATINGS

Table 6. Absolute Maximum Ratings

The absolute maximum ratings of V_{1O} depend on the selected state of the HIVIO/LOVIO pin.

- ² Adding an external resistor in series with each of the INx+ and INx- pins is recommended in applications where $V_{CC} - V_{EE} > 44$ V to limit latchup current to these levels during fault conditions. See the [Analog Input Overdrive](#page-35-0) [Tolerance](#page-35-0) section for further information.
- ³ The maximum junction temperature for continuous operation with nonderated device lifetime is 105°C. See the Junction Temperature section for more details.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

JUNCTION TEMPERATURE

The maximum junction temperature for continuous operation with nonderated device lifetime is 105°C. Operation at junction temperatures up to 125°C is also supported, with device specifications that are guaranteed from −40°C to +125°C. To avoid a reduction in operating lifetime due to operating at a temperature greater than

105°C, the device must operate at a temperature less than 105°C for a compensating time period (*tCOMP*) determined by the following equation:

$$
t_{COMP} = (AF_{T>105} - 1)/(1 - AF_{T<105})
$$
 (1)

where $AF_{T > 105}$ and $AF_{T < 105}$ are acceleration factors that are a function of the junction operating temperature.

For example, if the device operates at 115°C for 1 hour, the expected device lifetime is maintained if the device operates at 95°C for a compensating time period of 3.2 hours.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 θ_{JA} is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure. θ_{JCT} is the junction to case top thermal resistance. θ_{JCB} is the junction to case bottom thermal resistance.

Table 7. Thermal Resistance

ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

Field induced charged device model (FICDM) per ANSI/ESDA/JE-DEC JS-002.

ESD Ratings for AD4855

Table 8. AD4855, 64-Ball BGA

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 8. Pin Configuration

Table 9. Universal Pin Function Descriptions

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 9. Universal Pin Function Descriptions (Continued)

¹ AI is analog input, AO is analog output, P is power, DI is digital input, and DO is digital output.

² The maximum operating and absolute maximum ratings of the V_{IO} supply, and associated digital inputs and outputs, are defined by the HIVIO/LOVIO pin state.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 10. CMOS Conversion Data Bus Pin Function Descriptions

¹ AI is analog input, AO is analog output, P is power, DI is digital input, and DO is digital output.

Table 11. LVDS Conversion Data Bus Pin Function Descriptions

¹ AI is analog input, AO is analog output, P is power, DI is digital input, and DO is digital output.

 V_{EE} = −24 V, V_{CC} = +24 V, V_{DD} = +5 V, V_{DDH} = +2.5 V, 1.8 V LDO regulator enabled, V_{IO} = +2.5 V, f_S = 250 kSPS, internal reference and reference buffer enabled, fully-differential input signal drive in SoftSpan 15 and SoftSpan 13, true bipolar or unipolar signal drive in other bipolar or unipolar SoftSpan ranges, and $T_A = 25^\circ \text{C}$, unless otherwise noted.

Figure 9. INL Error vs. Differential Input Voltage, SoftSpan 15 to SoftSpan 14

Figure 10. INL Error vs. Differential Input Voltage, SoftSpan 9 to SoftSpan 6

Figure 11. INL Error vs. Differential Input Voltage, SoftSpan 1 to SoftSpan 0

Figure 12. INL Error vs. Differential Input Voltage, SoftSpan 13 to SoftSpan 10

Figure 13. INL Error vs. Differential Input Voltage, SoftSpan 5 to SoftSpan 2

Figure 14. DNL Error vs. Differential Input Voltage

Figure 16. DC Code Histogram, Near Zero Scale

Figure 17. Input Step Response, Large Signal Settling

Figure 18. Input-Referred Transition Noise vs. Differential Input Voltage

Figure 19. DC Code Histogram, Near Full Scale

Figure 20. Input Step Response, Fine Settling

Figure 21. FFT, 250 kSPS, fIN = 1 kHz, ±40 V Range

Figure 23. SNR, SINAD, and THD vs. Input Level

Figure 24. FFT, 250 kSPS, fIN = 1 kHz, ±10 V Range

Figure 25. FFT, 250 kSPS, fINx+ = 991 Hz, fINx− = 1.6 kHz, ±40 V Range

Figure 26. SNR and SINAD vs. Input Frequency

Figure 27. THD, Harmonics and Distortion vs. Input Frequency

Figure 28. Crosstalk vs. Interferer Frequency

Figure 29. Power Supply Rejection Ratio (PSRR) vs. Frequency

Figure 30. CMRR vs. Input Frequency

Figure 31. Zero-Scale Error vs. Common-Mode Input Voltage

Figure 32. PSRR vs. Frequency, Internal and External Reference

Figure 33. Supply Current vs. Sample Rate

Figure 34. Dynamic Range vs. Oversampling Ratio

Figure 35. Change in Internal Reference Voltage vs. Burn-In Time

Figure 36. Burst Conversion Response, f_S = 250 kSPS

Figure 37. Low Frequency Noise over 10 Seconds

Figure 38. Change in Zero-Scale Error vs. Burn-In Time

Figure 40. Internal Reference Output vs. Temperature

Figure 41. Analog Input Leakage Current vs. Temperature

Figure 42. Positive Full-Scale Error vs. Temperature

Figure 44. INL/DNL Error vs. Temperature

Figure 46. Supply Current vs. Temperature

Figure 47. THD, Harmonics vs. Temperature

Figure 48. Power-Down Current vs. Temperature

TERMINOLOGY

Integral Nonlinearity (INL) Error

INL is the deviation of each individual code from a line drawn through the two endpoints of the ADC transfer function. The two endpoints of the transfer function are ½ LSB before the first code transition and 1½ LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line.

Differential Nonlinearity (DNL) Error

In an ideal ADC, code transitions are 1 LSB apart. DNL is the maximum deviation from this ideal value. DNL is often specified in terms of resolution for which no missing codes are guaranteed.

Zero-Scale Error

For both bipolar and unipolar SoftSpan ranges, zero-scale error is the difference between the ideal zero-scale input voltage of 0 V and the actual input voltage which produces the zero-scale output code of 0 LSB.

Full-Scale Error

For bipolar SoftSpan ranges, full-scale error is the worst-case deviation of the first and last code transitions from ideal. It includes the effect of zero-scale error and any contributions from the reference buffer.

For unipolar SoftSpan ranges, full-scale error is the worst-case deviation of the last code transition from ideal. It includes the effect of zero-scale error and any contributions from the reference buffer.

Effective Number of Bits (ENOB)

ENOB is a measurement of the resolution with a sine wave input. It is related to SINAD by the following formula:

 $ENOB = (SINAD_{dB} - 1.76)/6.02$

ENOB is expressed in bits.

Dynamic Range

Dynamic range is the ratio of the RMS amplitude of a full-scale sine wave to the total RMS noise and is expressed in decibels (dB). It is measured with a −60 dBFS input signal to include all noise sources and DNL artifacts.

Signal-to-Noise Ratio (SNR)

SNR is the ratio of the RMS amplitude of a full-scale sine wave to the RMS sum of all other spectral components below the Nyquist frequency, excluding the first five harmonics and DC. The value for SNR is expressed in decibels (dB).

Signal-to-Noise-and-Distortion (SINAD) Ratio

SINAD is the ratio of the RMS amplitude of a full-scale sine wave to the RMS sum of all other spectral components below the Nyquist frequency, including harmonics but excluding DC. The value for SINAD is expressed in decibels (dB).

Total Harmonic Distortion (THD)

THD is the ratio of the RMS sum of the first five harmonic components to the RMS amplitude of the fundamental input signal and is expressed in decibels (dB).

Spurious-Free Dynamic Range (SFDR)

SFDR is the difference in decibels (dB) between the RMS amplitude of a full-scale input signal and the peak spurious signal.

Channel-to-Channel Crosstalk

Channel-to-channel crosstalk is measured by applying a sine wave at frequency $(f_{\text{IN},1})$ on one interferer injection channel and a second sine wave at a different frequency (f_{RCV}) on all receiver channels. Crosstalk is the ratio of the RMS sum of the spectral tones at f_{IN} and up to fifth-order intermodulation products on the receiver and injector channels. Channel-to-channel crosstalk is expressed in decibels (dB). All channels convert at $f_S = 250$ kSPS with the internal reference and reference buffer enabled during the measurement.

Aperture Delay

Aperture delay is a measure of acquisition performance. It is the time between the rising edge of the CNV input and when the input signals are held for a conversion.

Transient Response

Transient response is the time required for the ADC to acquire a full-scale input step to 50 ppm settling accuracy.

Common-Mode Rejection Ratio (CMRR)

CMRR is the ratio of the RMS amplitude of a sine wave of frequency (f) applied to the analog input common-mode voltage to the RMS amplitude of the ADC output data at frequency (f). The value for CMRR is expressed in decibels (dB).

Power Supply Rejection Ratio (PSRR)

PSRR is the ratio of the RMS amplitude of a sine wave of frequency (f) applied to the power supply voltage to the RMS amplitude of the ADC output data at frequency (f). The value for PSRR is expressed in decibels (dB).

OVERVIEW

The AD4855 is a fully buffered, 8-channel simultaneous sampling, 16-bit 250 kSPS DAS with differential, wide common-mode range inputs. Its functional architecture is shown in [Figure 1.](#page-0-0) Operating from a 5 V low voltage supply, flexible input buffer supplies, and using the precision low drift internal reference and reference buffer, the AD4855 allows the SoftSpan range of each channel to be independently configured to match the native application signal swing, minimizing additional external signal conditioning. To further maximize single-conversion dynamic range, the AD4855 incorporates SHDR technology. When enabled, the input signal path gain of a channel is automatically optimized on a sample-by-sample basis, minimizing converter noise on each sample without impacting linearity.

The 11 MHz bandwidth, picoamp-input analog buffers, wide input common-mode range, and 120 dB CMRR of the AD4855 allow the DAS to directly digitize input signals with arbitrary swings on IN_{x+} and INx−. This input signal flexibility, combined with ±160 μV INL, no missing codes at 16 bits, 94.6 dB SNR, and 98.1 dB dynamic range makes the AD4855 an ideal choice for applications requiring high accuracy, throughput, and precision in a compact solution footprint.

The absolute input range of the AD4855 analog-input buffers spans (V_{EE} + 3.2 V) to (V_{CC} – 3.2 V). The buffer supplies, V_{CC} and V_{EE} , are flexible, allowing them to be chosen to match the native application signal swing requirements and eliminating the need for additional signal conditioning. The supplies can be biased asymmetrically around ground and include the ability for the V_{FF} pin to be tied directly to GND.

Digital features of the AD4855 include optional 16-bit oversampling, which offers further SNR and dynamic range improvements, and optional per channel offset, gain, and phase adjustment that allow for system-level errors upstream to the DAS to be corrected.

The AD4855 features a dedicated SPI register configuration bus (0.9 V to 5.25 V), and pin selectable serial LVDS and CMOS conversion data output buses. Between 1 line and 8 lines of data output can be employed in CMOS mode to optimize bus width and throughput.

The AD4855 typically dissipates 27 mW per channel when converting 8 channels simultaneously at 250 kSPS. Use the optional nap and power down modes to further reduce power consumption during inactive periods.

CONVERTER OPERATION

The AD4855 operates in two phases. During the acquisition phase, the sampling capacitors in the sample-and-hold circuit of each channel connect to their respective analog-input buffers (see [Figure](#page-35-0) [53](#page-35-0)) and track the differential input voltage ($V_{1Nx+} - V_{1Nx-}$). A rising edge on the CNV pin transitions all of the sample-and-hold circuits from track mode to hold mode, simultaneously sampling the input

signals on all channels and initiating a conversion. During the conversion phase, the sampling capacitors of each channel are connected to a 16-bit charge redistribution capacitor digital-to-analog converter (CDAC). The CDAC is sequenced through a successive approximation algorithm, effectively comparing the sampled input voltage with binary-weighted fractions of the SoftSpan full-scale range of the channel (for example, $V_{FSR}/2$, $V_{FSR}/4$... $V_{FSR}/2^{16}$) using a differential comparator. At the end of this process, the CDAC outputs approximate the sampled analog inputs of each channel. Once all channels have been converted in this manner, the ADC control logic prepares the 16-bit digital output codes from each channel for serial transfer.

TRANSFER FUNCTION

The AD4855 digitizes the full-scale voltage range of each channel into 2¹⁶ discrete levels. In conjunction with the ADC main reference voltage, V_{REFBUF}, the SoftSpan configuration of each channel determines its differential input voltage range, LSB size, and the binary format of its conversion result, as shown in [Table 12](#page-30-0). Conversion results are output in twos complement binary format for all bipolar SoftSpan ranges and in straight binary format for all unipolar Soft-Span ranges. The ideal bipolar input transfer function is shown in Figure 49, and the ideal unipolar input transfer function is shown in Figure 50.

Figure 49. AD4855 Ideal Bipolar Input Transfer Function, N = 16 Bits

Figure 50. AD4855 Ideal Unipolar Input Transfer Function, N = 16 Bits

Table 12. SoftSpan Range Properties

SOFTSPAN

Each channel of the AD4855 can be independently configured in one of the 16 SoftSpan ranges, as shown in Table 12. Select the SoftSpan range of each channel based on the required differential analog input (V_{INx+} − V_{INx-}) range to be digitized. All channels default to SoftSpan 15, corresponding to a nominal ±40 V bipolar input span. To configure a channel for a different range, write the 4-bit SoftSpan code to the corresponding register address shown in Table 13.

Table 13. Per Channel SoftSpan Registers

Regardless of the chosen SoftSpan range, the wide common-mode input range and high CMRR of the INx+ and INx− analog inputs allow them to swing with an arbitrary relationship to each other, provided each pin remains between (V_{EE} + 3.2 V) and (V_{CC} – 3.2 V).

SEAMLESS HIGH DYNAMIC RANGE

SHDR is a proprietary technique that provides the lowest possible input-referred conversion noise on a sample-by-sample basis.

With SHDR disabled, the SoftSpan range of each channel automatically defines a fixed converter analog signal gain that is applied to every sample for that channel. The fixed gain must be low enough that the channel does not saturate at the maximum signal level of the chosen SoftSpan. The fixed gain results in a fixed input-referred noise level for all samples.

With SHDR enabled, the converter dynamically adjusts analog signal gain based on the differential voltage of each sample. For differential voltage magnitudes near the maximum of the chosen SoftSpan range, the gain employed is the same as the value used with SHDR disabled. However, for samples with lower magnitude, the converter automatically increases gain, resulting in lower inputreferred conversion noise for these samples and improved dynamic range.

All conversion results are reported in the selected SoftSpan range format, requiring no additional output data manipulation to employ this mode. A comparison of converter input-referred transition noise with SHDR on and off is shown in [Figure 18.](#page-22-0) As shown in [Table 1](#page-3-0), enabling SHDR offers up to 4.4 dB improvement in single-conversion dynamic range.

Seamless high dynamic range is enabled on all channels by default. To disable SHDR on a channel, clear the corresponding control bit in the SEAMLESS_HDR register.

DIGITAL PROCESSING FEATURES

The AD4855 supports several digital data postprocessing features that can be applied to conversion results, including oversampling, and offset, gain, and phase correction. These features are configured via the AD4855 control registers described in the [Register](#page-49-0) [Summary](#page-49-0) section.

Oversampling Mode

The AD4855 operates in nonoversampling mode by default. As shown in [Figure 6](#page-15-0) and [Figure 7,](#page-16-0) in this mode, the BUSY line transitions low to high at the start of each conversion, and the SDO0 to SDO7 lines (CMOS) or SDO lines (LVDS) are updated with the latest conversion results from each channel at the end of every conversion, just prior to the falling edge of the BUSY line.

With oversampling mode enabled, the AD4855 computes the digital average of multiple conversion results for each channel. In this mode, all channels share a single common oversampling ratio, and only the averaged result for each channel is available to be read from the AD4855. Oversampling is useful in applications requiring lower noise and higher dynamic range per output data-word, which the AD4855 supports with 16-bit output resolution and reduced

average output data rates. Oversampling mode also supports optional digital phase correction (see the [Digital Phase Correction](#page-32-0) section).

To use oversampling mode, select the oversampling ratio from [Table 43](#page-62-0) corresponding to the number of conversion results to be digitally averaged for each channel. Program the chosen 4 bit OS RATIO to the OVERSAMPLE register while clearing the OS EN bit to 0. Then, reprogram the OVERSAMPLE register with the chosen OS_RATIO while setting the OS_EN bit to 1. This sequence ensures the next CNV rising edge is interpreted as the first sample of oversampling mode.

As shown in Figure 51, in oversampling mode, the BUSY line transitions low to high at the start of the first conversion of the oversampling window and remains high through the end of the final conversion of the window. Though the BUSY line remains high, separate CNV rising edges are still required to begin each conversion within the oversampling window. Averaged results for each analog input channel are updated on the SDO0 to SDO7 lines (CMOS) or SDO lines (LVDS) at the end of each oversampling window, just prior to the falling edge of the BUSY line.

Figure 51. Oversampling Mode with 4× Oversampling Ratio (OS_RATIO = 0x1)

Digital Offset Correction

Each channel of the AD4855 can be independently programmed to add a 16-bit signed digital offset correction value to every conversion result. This feature can be used to correct for fixed offset errors upstream to the DAS analog inputs. The default offset correction for all channels is zero. To employ a nonzero value, compute the 16-bit signed offset correction CHx_OFFSET using the following equation:

$$
Digital \; Off set \; Correction \; (\mu V) = \; CHx \; OFFSET \times LSB \; Size \; (\mu V) \tag{2}
$$

where *LSB Size* is a function of the channel SoftSpan range, as shown in [Table 12.](#page-30-0) Program the 16-bit signed offset correction to the corresponding CHx_OFFSET register, shown in Table 14.

Offset correction is added to the conversion results of a channel prior to output code saturation. Code saturation occurs at zero scale and positive full scale for unipolar SoftSpan ranges, and it occurs at negative and positive full scale for bipolar SoftSpan ranges. Because offset correction precedes output code saturation, artifacts may be introduced near negative or positive full scale, depending on the magnitude and the polarity of the digital offset employed. The AD4855 offers approximately 5% additional analog input range beyond the SoftSpan range limits shown in [Table 12.](#page-30-0) This additional analog input span is usually not observable due to the output code saturation but can be observed using a combination of digital offset and gain correction terms.

Table 14. Per Channel Offset Correction Registers

Digital Gain Correction

Each channel of the AD4855 can be independently programmed to apply a digital gain correction factor to every conversion result, which can be used to correct for fixed gain errors upstream to the DAS analog inputs. The default gain correction factor for all channels is 1.00000. To employ a nonunity factor, compute the 16-bit unsigned gain correction CHx_GAIN using the following equation:

$$
Digital Gain Correction = \frac{CHx_GAIN}{0x8000}
$$
 (3)

Program the value from this equation into the corresponding CHx_GAIN register, shown in Table 15. The gain correction factor spans 0 to 1.99997 as CHx_GAIN traverses 0x0000 to 0xFFFF, with the default of 1.00000 corresponding to CHx_GAIN = 0x8000. Gain correction is applied to the conversion results of a channel after the digital offset correction and prior to the output code saturation. Code saturation occurs at zero scale and positive full scale for unipolar SoftSpan ranges and at negative and positive full scale for bipolar SoftSpan ranges. Because gain correction precedes output code saturation, artifacts may be introduced near negative or positive full scale depending on the magnitude of digital gain employed. The AD4855 offers approximately 5% additional analog input range beyond the SoftSpan range limits shown in [Table 12.](#page-30-0) This additional analog input span is usually not observable due to the output code saturation but can be observed using a combination of digital offset and gain correction terms.

Table 15. Per Channel Gain Correction Registers

Digital Phase Correction

While operating in [Oversampling Mode](#page-31-0), each channel of the AD4855 can be independently programmed to apply a digital phase correction term to the oversampled digital averages. This feature can be used to compensate for phase errors upstream to the DAS analog inputs. The default phase correction for all channels is zero, which results in digital averages of all channels being computed using the same phase-aligned sample groups (for example, Sample 1 to Sample 4, Sample 5 to Sample 8, Sample 9 to Sample 12, and so forth) as shown in [Figure 51](#page-31-0).

To employ digital phase correction, program the desired 16-bit unsigned phase correction term (in integer number of conversion cycles) to the corresponding CHx_PHASE register, shown in [Table](#page-33-0) [16](#page-33-0). The maximum phase correction allowed is one less than the number of conversions in the oversampling ratio. Comparing [Figure](#page-33-0) [52](#page-33-0) with [Figure 51](#page-31-0), the oversampled digital average of a channel with nonzero phase is shifted by an integer number of conversion cycles relative to the start of oversampling. The oversampled average data for all channels are updated on the SDO0 to SDO7 lines (CMOS) or the SDO lines (LVDS) once the values for all channels are available, just prior to the falling edge of the BUSY line. The averaged results of all channels in [Figure 52](#page-33-0) are updated one conversion cycle later than in Figure 51 due to the CH7_PHASE = 0x0001 setting.

Table 16. Per Channel Phase Correction Registers

Figure 52. Oversampling Mode with 4× Oversampling Ratio (OS_RATIO = 0x1), Channel 7 Averages Phase-Shifted by One Sample (CH7_PHASE = 0x0001)

Channel Overrange and Underrange Limits

Every conversion result on each channel of the AD4855 is compared with the 16-bit signed overrange and underrange limits CHx_OR and CHx_UR, shown in Table 17 and Table 18. If any out-of-range conversion result is detected, the corresponding flag in the CH_OR_STATUS register or CH_UR_STATUS register is set. This limit checking is particularly useful during oversampling mode (see the [Oversampling Mode](#page-31-0) section) because it allows the digital host to determine if any out-of-range conversion results contributed to an oversampled digital average. The default overrange and underrange limits are the positive and negative full scale of a bipolar input range, respectively. To employ other limits, program the desired 16-bit signed code limits to the corresponding CHx_OR and CH_x UR registers, shown in Table 17 and Table 18.

Table 17. Per Channel Overrange Limit Registers

Table 18. Per Channel Underrange Limit Registers

BUFFERED ANALOG INPUTS

Each channel of the AD4855 simultaneously samples the voltage difference ($V_{1Nx+} - V_{1Nx-}$) between its analog input pins over a wide common-mode input range while high CMRR attenuates unwanted signals common to both inputs. Wide common-mode input range coupled with high CMRR allows the INx+ and INx− analog inputs to swing with an arbitrary relationship to each other, provided each pin remains between (V_{FF} + 3.2 V) and (V_{CC} – 3.2 V). This feature of the AD4855 simplifies signal chain design by accepting a wide variety of signal swings, including traditional classes of analog input signals (such as pseudo-differential unipolar, pseudo-differential true bipolar, and fully differential).

The wide operating ranges of the buffer V_{CC} and V_{EE} supplies offer further input common-mode flexibility. As long as the voltage difference limits of 10 V ≤ (V_{CC} – V_{EE}) ≤ 48 V are observed, the V_{CC} and V_{FF} supplies can be independently biased anywhere within their own individually allowed operating ranges, including the ability for the V_{FF} pin to be tied directly to ground. This feature enables the absolute input range of the AD4855 to be tailored to specific application requirements.

In all SoftSpan ranges, the analog inputs of each channel can be modeled by the equivalent circuit shown in Figure 53. At the start of acquisition, the sampling capacitors (C_{SAMP}) connect to the integrated buffers, BUFFER+ and BUFFER−, through the sampling switches. The sampled voltage is reset during the conversion process and is, therefore, reacquired for each new conversion. As shown in [Figure 17](#page-22-0) and [Figure 20,](#page-22-0) the wideband analog-input buffers are well-suited to acquiring inputs signals that undergo transient step settling between successive conversions. To ensure best performance, limit the analog-input signal slew rate to less than 100 V/μs at the sampling moment.

Figure 53. Equivalent Circuit for Differential Analog Inputs, Single Channel

The diodes (Dx+ and Dx−) between the inputs and the V_{CC} and V_{FF} supplies provide input ESD protection. While within the supply voltages, the analog inputs of the AD4855 draw only 75 pA typical DC leakage current, and the ESD protection diodes do not turn on. This protection offers a significant advantage over external op

amp buffers, which often have diode protection that turns on during transients, injecting a current into the input signal path that corrupts the signal voltage.

ANALOG INPUT DRIVE CIRCUITS

The buffer input stage offers a high degree of transient isolation from the sampling process. Most sensors, signal conditioning amplifiers, and filter networks with less than 10 kΩ impedance can drive the passive 4 pF analog input capacitance (C_{PIN}) directly. For higher impedances and slow settling circuits, add a 680 pF capacitor between the analog input pins and the GND pins to maintain the full DC accuracy of the AD4855.

The high input impedance of the unity-gain buffers in the AD4855 reduces the input drive requirements, and this high impedance enables the inclusion of optional RC filters with kΩ impedance and arbitrarily slow time constants for anti-aliasing or other purposes. Micropower op amps with limited drive capability are also well-suited to driving the high impedance analog inputs directly.

The AD4855 features proprietary circuitry to achieve 120 dB typical internal crosstalk isolation between channels. Maintaining this level of isolation can require care with the PCB layout. Ensure input signal traces are short and well shielded to minimize external coupling. Capacitive coupling between the input pins of the different channels of the AD4855 is tens of femtofarads, orders of magnitude less than the coupling that can be present in a poor PCB design. Low source resistance and/or high source capacitance help reduce external capacitively coupled crosstalk. A single-ended input drive also enjoys additional external crosstalk isolation because every other input pin is grounded or at a low impedance source, and this grounding serves as a shield between channels.

ANALOG INPUT OVERDRIVE TOLERANCE

Driving an analog input greater than the V_{CC} supply on any channel up to 10 mA does not affect conversion results on other channels. Approximately 70% of this overdrive current flows out of the V_{CC} pin, and the remaining 30% flows out of the V_{EE} pin. The current flowing out of V_{EE} produces heat across the V_{CC} − V_{EE} voltage drop and must be taken into account for the absolute maximum operating junction temperature. Driving an analog input less than the V_{EF} supply may corrupt the conversion results on other channels.

Adding an external resistor (for example, 100 Ω to 1000 Ω) in series with each INx+ and INx− pin is recommended in applications where (V_{CC} – V_{FF}) > 44 V to limit latchup current to under ±10 mA during fault conditions, as shown in [Figure 54.](#page-36-0) These resistors are transparent in normal operation of the AD4855. Refer to absoluate maximum ratings in [Table 6](#page-17-0) for pin voltage and current limits related to device reliability.

Driving the inputs greater than V_{CC} or less than V_{EE} can reverse the normal current flow from the external power supplies driving these pins.

Figure 54. External Series Resistors Limit Latchup Current During Fault Conditions and Are Transparent in Normal Operation for the AD4855

ANALOG INPUT FILTERING

The true high impedance analog inputs can accommodate a wide range of passive or active signal conditioning filters. The buffered DAS inputs have an analog bandwidth of 11 MHz and impose no particular bandwidth requirement on external filters. Any external input filters can, therefore, be optimized independently of the DAS to reduce signal chain noise and interference. A common filter configuration is the simple antialiasing and noise reducing RC filter with its pole at half the sampling frequency, as shown in Figure 55.

Figure 55. Example Differential Input Filter for the AD4855

Use high quality capacitors and resistors in the RC filters because these components may add distortion. Ceramic capacitors with NPO/COG type dielectric have excellent linearity. Carbon surfacemount resistors may generate distortion from self heating and from damage that may occur during soldering. Note that metal film surface mount resistors are much less susceptible to either problem.

DAS REFERENCE

The AD4855 supports three reference configurations as follows:

- ► Internal band-gap reference and reference buffer
- ► External reference and internal reference buffer
- ► External reference and external reference buffer

Most applications employ the internal band-gap reference and reference buffer, which is the default configuration of the AD4855. For applications requiring better initial accuracy and/or lower reference temperature drift, disable the internal band-gap reference and overdrive the REFIO pin with an external reference. This configuration (external reference and internal reference buffer) retains the internal reference buffer, isolating the external reference from ADC

conversion transients, and is ideal for sharing a single precision external reference across multiple devices. The final configuration (external reference and external reference buffer) disables the internal band-gap reference and the internal reference buffer and overdrives the REFBUF pin with an external reference.

Internal Reference with Internal Buffer

The AD4855 includes a low noise, low drift (10 ppm/°C maximum), temperature compensated band-gap reference that is factory trimmed to 4.096 V. The reference output connects to the REFIO pin, which serves as the input to the on-chip reference buffer (see Figure 56). The REFIO pin is internally bypassed to the GND pins with a 10 nF ceramic capacitor to filter wideband noise of the band-gap reference. The precision unity-gain reference buffer creates the converter main reference voltage (V_{RFFRUF} = V_{RFFIO}) on the REFBUF pin, nominally 4.096 V when using the internal band-gap reference.

The internal band-gap reference PSRR vs. frequency is shown in [Figure 32.](#page-24-0) For best performance, supply the V_{DD} pin using a high PSRR, low noise LDO regulator, such as the [LT3042](http://www.analog.com/LT3042). Optionally, adding an external 100 μF, X5R, and 0805 capacitor between the REFIO pin and the B4 GND pin can significantly improve the PSRR of the internal reference at frequencies between 100 Hz and 1 MHz.

Figure 56. Internal Reference with Internal Buffer Configuration

External Reference with Internal Buffer

If better initial accuracy and/or lower reference temperature drift is required, the REFIO pin can be overdriven by an external reference, as shown in [Figure 57](#page-37-0). With its small size, low power, and high accuracy, the LTC6655-4.096 is well-suited for use with the AD4855 when overdriving the REFIO pin. Bypassing the LTC6655-4.096 to the B4 GND pin with a 10 μF, X5R, and 0805 ceramic capacitor close to the REFIO pin is recommended. Disable the internal band-gap reference through the DEVICE_CTRL register in this configuration.

This configuration retains the internal reference buffer, isolating the external reference from the ADC conversion transients. This configuration is ideal for sharing a single precision external reference across multiple devices. It also offers the best transient response performance when employing burst sampling, as explained in the [Internal Reference Buffer Transient Response](#page-37-0) section.

Figure 57. External Reference with Internal Buffer Configuration

External Reference with Disabled Internal Buffer

In applications employing an external reference, the external reference with internal buffer configuration is the recommended use case (see the [External Reference with Internal Buffer](#page-36-0) section). In the rare case that it is necessary, the AD4855 supports overdriving the REFBUF pin directly with an external reference as shown in Figure 58. With its small size, low power, and high accuracy, the LTC6655-4.096 is well-suited for use with the AD4855 when overdriving the REFBUF pin. Bypass the LTC6655-4.096 to the B4 GND pin with a 47 μF, X5R, 0805 ceramic capacitor close to the REFBUF pin to absorb transient conversion currents and minimize noise. Disable the internal band-gap reference and the internal reference buffer through the DEVICE CTRL register in this configuration and connect the REFIO pin to the GND pins.

Figure 58. External Reference with Disabled Internal Buffer Configuration

The AD4855 converters draw a charge (Q_{CONV}) from the REFBUF pin during each conversion cycle. The internal reference buffer is designed to optimally provide this charge, minimizing V_{RFFRUF} movement. If the internal buffer is disabled, the external reference circuitry on the REFBUF pin must supply this charge. On short time scales, the charge is provided by the external bypass capacitor; however, on longer time scales, all of the charge is supplied by the external reference. This charge draw corresponds to a DC current equivalent of $I_{REFDUF} = Q_{CONV} * f_S$, which is proportional to the sample rate. In applications where a burst of samples is taken after idling for long periods of time (see Figure 59), the I_{RFFBUF} quickly transitions from approximately 2.2 mA to 2.5 mA (V_{RFFRUF} = 4.096 V, f_S = 250 kSPS). This current step triggers a transient response

in the external reference that must be considered because any deviation in the V_{REFBUF} affects converter accuracy. If an external reference is used to overdrive the REFBUF pin, the fast settling LTC6655 family of references is recommended.

Figure 59. CNV Waveform Showing Burst Sampling

Internal Reference Buffer Transient Response

For optimum performance in applications employing burst sampling, use the internal reference buffer. The internal reference buffer incorporates a proprietary design that minimizes movements in the V_{RFFRUF} when responding to a burst of conversions following an idle period. Figure 60 compares the burst conversion response of the AD4855 with a DC input level for the three supported reference configurations. The first configuration employs the internal reference and reference buffer as shown in [Figure 56](#page-36-0). The second employs the internal reference buffer with the REFIO pin externally overdriven by an LTC6655-4.096, as shown in Figure 57. The third configuration disables the internal reference buffer and overdrives the REFBUF pin with an external LTC6655-4.096, as shown in Figure 58.

Figure 60. Burst Conversion Response of the AD4855, f_s = 250 kSPS

POWER CONSIDERATIONS

The AD4855 requires the following five power supplies:

- $\triangleright \vee_{\mathsf{CC}}$ and \vee_{EE} , the positive and negative analog input buffer supplies
- \triangleright V_{DD}, the 5 V core power supply
- \triangleright V_{DDH} (or V_{DDL}), the 1.8 V LDO (or 1.8 V core) power supply
- \triangleright V_{IO}, the digital input and output power supply

All five power supplies have internal bypass capacitance, and no additional external bypass is required or recommended.

The V_{CC} and V_{FF} supplies can be independently biased anywhere within their individual allowable operating ranges, including the ability for the V_{EE} supply to be tied directly to the ground. This feature enables the absolute input range of the AD4855 to be tailored to the specific requirements of the application.

In the recommended use case, the V_{DDL} pin is supplied by the internal 1.8 V LDO, as shown in [Figure 1](#page-0-0). Tie the V_{DDH} pin to the V_{DD} pin or to another external supply between 2.2 V and 5.25 V, and do not externally connect the V_{DDL} pin in this case. To externally supply the V_{DDL} pin, disable the internal LDO by tying the V_{DDH} pin to the GND pins and connect the V_{DDL} pin to an external 1.8 V supply, as shown in Figure 61.

The flexible V_{10} supply allows the AD4855 to communicate with the CMOS logic operating between 0.9 V and 5.25 V (controlled by the HIVIO/LOVIO pin logic state), including 2.5 V and 3.3 V systems. When using LVDS data output mode, the range of the V_{10} supply is 1.71 V to 5.25 V (controlled by the HIVIO/LOVIO pin logic state). See [Table 1](#page-3-0) and [Table 9](#page-18-0) for more details.

Figure 61. Power Supply Pins of the AD4855 when V_{DDL} Is Supplied Externally

Power Supply Sequencing

The AD4855 does not have any specific power supply sequencing requirements. Take care to adhere to the maximum voltage relationships described in the [Absolute Maximum Ratings](#page-17-0) section. The AD4855 has an internal POR circuit that resets the converter on initial power up and whenever the V_{DD} supply drops to less than 3.4 V or the V_{DDI} supply drops to less than 1.2 V. Once the supply voltage re-enters the nominal supply voltage range, the POR circuit reinitializes the DAS. Do not initiate any conversions until at least the maximum t_{WAKE} (t_{WAKE,MAX}) = 1 ms after the falling edge of the BUSY line, which indicates the end of the POR event. Any conversion initiated before this time produces invalid results.

TIMING AND CONTROL

The AD4855 sampling and conversion is controlled by the CNV pin. A rising edge on the CNV pin transitions the sample-and-hold circuits of all channels from track mode to hold mode, simultaneously sampling the input signals on all channels and initiating a conversion. Once a conversion is started, it cannot be terminated early except by resetting the DAS (see the [Reset Timing](#page-39-0) section). For optimum performance, drive the CNV pin with a clean, low jitter signal and avoid transitions on data input and output lines leading up to the rising edge of the CNV pin. Additionally, avoid high slew rates on the analog inputs for 100 ns before and after the rising edge of the CNV pin. Converter status is indicated by the BUSY output, which transitions low to high at the start of each conversion and stays high until the conversion is complete. After the CNV pin is brought high to begin a conversion, it must be returned low between 40 ns and 60 ns later or after the falling edge of the BUSY line to minimize external disturbances during the internal conversion process. The CNV timing required to take advantage of reduced power at slower sampling rates is described in the Nap Mode section.

The AD4855 has an internal clock that is trimmed to guarantee a maximum conversion time of 725 ns and a minimum acquisition time of 3465 ns when converting at 250 kSPS. The architecture of the AD4855 allows the converter to begin acquiring the next sample before the conversion of the previous sample is completed, as shown in [Figure 2](#page-12-0). The minimum acquisition time varies with the sampling frequency.

Nap Mode

The AD4855 can be placed into nap mode after a conversion is completed to reduce power consumption between conversions. In this mode, a portion of the device circuitry is turned off, including circuits associated with sampling the analog input signals. Nap mode is enabled by keeping the CNV pin high between conversions, as shown in Figure 62. To initiate a new conversion after entering nap mode, bring the CNV pin low and hold for at least 750 ns before bringing it high again. The converter acquisition time is set by the CNV pin low time when using nap mode.

Figure 62. Nap Mode Timing for the AD4855

Power-Down Mode

When the PD pin is brought high, or the PWR_MODE bits (Bits[1:0]) in the [Device Configuration Register](#page-54-0) are set to 0x3, the AD4855 is powered down, and subsequent conversion requests are ignored. If either toggling the PD pin or changing the PWR_MODE bits occurs during a conversion, the device powers down once the conversion completes. In this mode, the AD4855 draws only a small standby current resulting in a typical power dissipation of 1.3 mW. To exit power-down mode, bring the PD pin low and wait at least $t_{\text{WAKF MAX}}$ = 1 ms before initiating a conversion. Any conversion initiated before this time produces invalid results.

Channel Sleep

Each channel in the AD4855 can be independently put into sleep mode to reduce power consumption. With sleep mode enabled, the input buffers and ADC of a channel are placed in a low power, standby state, and conversion requests are ignored. Sleep mode is disabled on all channels by default. To enable sleep mode on a channel, set the corresponding control bit in the CH_SLEEP register.

Reset Timing

A global reset of the AD4855, equivalent to a POR event, can be executed without needing to cycle the supplies. This feature is useful when recovering from system-level events that require the entire system to be reset to a known synchronized state. To initiate a global reset, bring the PD pin high twice without an intervening conversion, as shown in the Figure 63 section. Alternatively, an equivalent global reset can be triggered by entering, exiting, and then re-entering power-down mode using the PWR_MODE bits (Bits[1:0]) in the [Device Configuration Register](#page-54-0) without an intervening conversion.

The reset event is triggered on the second rising edge of the PD pin and asynchronously ends based on an internal timer. Reset clears all serial data output registers and restores all device states to their POR default conditions. If reset is triggered during a conversion, the conversion is immediately halted. The normal power-down behavior associated with the PD pin going high is not affected by the reset. Once the PD pin is brought low, wait at least $t_{\text{WAKF MAX}} = 1 \text{ ms}$ before initiating a conversion. Any conversion initiated before this time produces invalid results.

Figure 63. Reset Timing for the AD4855

The AD4855 supports both CMOS (see Figure 64) and LVDS (see [Figure 69\)](#page-42-0) serial conversion data output interfaces, selectable using the LVDS/CMOS pin. The flexible V_{10} supply allows the AD4855 to communicate with any CMOS logic operating between 0.9 V and 5.25 V (controlled by the HIVIO/LOVIO pin logic state), while the LVDS interface supports low noise digital systems. In CMOS conversion data output mode, applications can employ between one and eight lanes of serial data output, allowing for optimized bus width and conversion data throughput.

CMOS CONVERSION DATA OUTPUT MODE

As shown in Figure 64 and [Figure 65,](#page-41-0) the serial CMOS conversion data output bus consists of the following lines:

- ► One serial clock input (SCKI)
- ► One serial clock output (SCKO)
- ► Eight serial data output lanes (SDO0 to SDO7)

Communication with the AD4855 across this bus occurs during predefined data transaction windows. Within a window, the device outputs user-configurable packets containing either conversion or oversampling results, optional channel configuration, and device status information from the SDO0 lane to the SDO7 lane. Following the eighth channel packet, a ninth packet containing device status and 16-bit cyclic redundancy check (CRC) can be read out for diagnostic and error checking purposes. The AD4855 supports two user-selectable packet sizes from 16-bits to 24-bits in length (see the [Packet Format](#page-43-0) section).

Complete the data transaction with a minimum last SCKI signal edge to CNV signal rising edge time $(t_{SCKICNVMIN}) = 20$ ns prior to the start of the next conversion (see Figure 64). It is still possible to read packets after starting the next conversion; however, this degrades conversion accuracy and, therefore, is not recommended. Just prior to the falling edge of the BUSY pin, the SDO0 lane to the SDO7 lane are updated with the latest conversion or oversampling results from analog input Channels 0 to Channel 7, respectively. Rising edges on the SCKI signal serially clock data out on the SDO0 lane to the SDO7 lane. The SCKO signal echoes the SCKI signal but is skew matched with data on the SDO0 lane to the SDO7 lane. The SCKI signal is allowed to idle either high or low in CMOS mode. The CMOS conversion data output bus is enabled when the $\overline{\text{CS}}$ signal is low, and it is disabled and high-Z when $\overline{\text{CS}}$ is high, allowing the bus to be shared across multiple devices.

When interfacing the AD4855 with a standard SPI host, capture output data at the receiver on rising edges of the SCKI signal. In other applications, such as interfacing the AD4855 with an FPGA, the SCKO signal can be used to capture serial output data from the SDO0 lane to the SDO7 lane at the receiver. Capturing data using the SCKO signal adds robustness to delay variations over temperature and supply.

As shown in Figure 64 and [Figure 66,](#page-41-0) each SDO lane outputs packets for all analog input channels in a sequential circular manner. For example, the first packet output on the SDO0 lane corresponds to the analog input for Channel 0, followed by the packets for Channel 1 through Channel 7. Finally, the packet containing the device status and 16-bit CRC can be read out. The data output on the SDO0 lane then wraps back to Channel 0, and this pattern repeats indefinitely. Other SDO lanes follow a similar circular pattern—except the first packet presented on each lane corresponds to its associated analog input channel. To achieve full 250 kSPS per channel throughput, data packets can be captured from all eight SDO data output lanes in parallel. In applications that do not require full throughput, increasing the number of SCKI pulses applied during the data transaction window allows all data packets to be read using fewer physical SDO lanes.

Figure 64. CMOS Conversion Data Bus Timing, PACKET_SIZE = 0x1, OS_EN = 0, TEST_PAT = 0

Figure 65. CMOS Conversion Data Output Mode for the AD4855

Figure 66. All Packets May Be Read Using Fewer SDO Lanes By Increasing the Number of SCKI Pulses Applied

LVDS CONVERSION DATA OUTPUT MODE

In LVDS conversion data output mode, information is transmitted using positive and negative signal pairs with bits differentially encoded as (LVDS+ − LVDS−). These signals are typically routed using differential transmission lines with 100 $Ω$ characteristic impedance. Logical 1s and Logical 0s are nominally represented by differential +350 mV and −350 mV, respectively.

As shown in [Figure 69](#page-42-0), the serial LVDS conversion data output bus consists of the following lines:

- ► SCKI+ and SCKI−, the differential serial clock input pair
- ► SCKO+ and SCKO−, the differential serial clock output pair
- ► SDO+ and SDO−, the differential serial data output pair

Communication with the AD4855 across this bus occurs during predefined data transaction windows. Within a window, the device outputs user-configurable packets containing the conversion or oversampling results, optional channel configuration, and device status information on the SDO line. Following the eighth channel packet, a ninth packet containing device status and 16-bit CRC can be read out for diagnostic and error checking purposes. The

AD4855 supports two user-selectable packet sizes from 16-bits to 24-bits in length (see the [Packet Format](#page-43-0) section).

Complete the data transaction with a minimum $t_{SCKICNV MIN}$ = 20 ns prior to the start of the next conversion, as shown in [Figure 69](#page-42-0). It is still possible to read packets after starting the next conversion, but this degrades conversion accuracy and is not recommended.

Just prior to the falling edge of the BUSY signal, the SDO line is updated with the latest conversion or oversampling results from the analog input for Channel 0. Both rising and falling edges on the SCKI signal serially clock data out on the SDO line. The SCKI signal is also echoed on the SCKO signal, skew matched to the data on the SDO line.

Whenever possible, it is recommended that rising and falling edges of the SCKO line be used to capture double data rate (DDR) serial output data on the SDO line because this yields the best robustness to delay variations over supply and temperature. The LVDS bus is enabled when the $\overline{\text{CS}}$ signal is low. It is disabled and high-Z when the \overline{CS} signal is high, allowing the bus to be shared across multiple devices. Due to the high speeds involved in LVDS signaling, LVDS bus sharing must be carefully considered. Transmission line limitations imposed by the shared bus may limit the maximum achievable bus clock speed. The LVDS inputs are internally terminated with a 100 Ω differential resistor when the $\overline{\text{CS}}$ signal is low, while outputs must be differentially terminated with a 100 Ω resistor at the receiver (FPGA). The SCKI line must idle in the low state in LVDS output mode, including when transitioning the CS signal.

As shown in [Figure 68](#page-42-0) and [Figure 69,](#page-42-0) the SDO line outputs data packets for all analog input channels in a sequential circular manner. For example, the first packet output on the SDO line corresponds to the analog input for Channel 0, followed by the packet for Channel 1 all the way to Channel 7. Finally, a packet containing device status and 16-bit CRC can be read out. The data output on the SDO line then wraps back to Channel 0, and this pattern repeats indefinitely.

 68

DIGITAL INTERFACE

BUSY $\overline{\text{cs}}$ SCKI+/
SCKI-SDO+/
SDO-CH₇ STATUS CH₄

Figure 68. All Packets Are Sequentially Output on SDO+ and SDO−

Figure 67. LVDS Conversion Data Output Mode for the AD4855

Figure 69. LVDS Serial Conversion Data Bus Timing, PACKET_SIZE = 0x1, OS_EN = 0, TEST_PAT = 0

S70

DIGITAL INTERFACE

PACKET FORMAT

Data provided on the CMOS and LVDS conversion data output buses are packaged into eight channel packets and a ninth status packet, as shown in [Figure 66](#page-41-0) and [Figure 68.](#page-42-0) Packet data formats are a function of packet size, oversampling mode, and test pattern configuration. The AD4855 offers two user-selectable packet sizes: 16-bit, and 24-bit. The default packet size is 24-bit.

Nonoversampling Packet Formats

With the AD4855 configured in nonoversampling mode, the channel and status packet data formats shown in Figure 70 are available. Select from these packet options using the PACKET SIZE bits in

the PACKET register. The channel packets include 16-bit conversion results plus options to report overrange or underrange of the conversion result, channel number identification, and channel Soft-Span identification. The status packet includes DEVICE_STATUS register state information and a 16-bit CRC computed for all data in the eight channel packets plus the ninth status packet.

The following CRC polynomial is used to calculate the checksums:

 $x^{16} + x^{14} + x^{13} + x^{12} + x^{10} + x^8 + x^6 + x^4 + x^3$ $+ x + 1$ (4)

where the initial value for the CRC calculation is 0x0000 in all transactions.

1COVERS CHANNEL 0 TO CHANNEL 7 DATA PACKETS + STATUS PACKET

Figure 70. Channel and Status Packet Data Formats in Nonversampling Mode (OS_EN = 0), Test Pattern Output Disabled (TEST_PAT = 0)

Oversampling Packet Formats

With the AD4855 configured in oversampling mode, the channel and status packet data formats shown in Figure 71 are available. Select from these packet options using the PACKET_SIZE bits (Bits[1:0]) in the [Packet Format Register](#page-62-0) register. The channel packets include 16-bit averaged conversion results plus options to report the overrange or the underrange of any conversion included in the averaged result, channel number identification, and channel SoftSpan identification. The status packet includes [Device Status](#page-59-0)

[Register](#page-59-0) register state information and a 16-bit CRC computed for all data in the eight channel packets and the ninth status packet.

The following CRC polynomial is used to calculate the checksums:

$$
x^{16} + x^{14} + x^{13} + x^{12} + x^{10} + x^8 + x^6 + x^4 + x^3
$$

+ x + 1 (5)

where the initial value for the CRC calculation is 0x0000 in all transactions.

Figure 71. Channel and Status Packet Data Formats in Oversampling Mode (OS_EN = 1), Test Pattern Output Disabled (TEST_PAT = 0)

 $372\,$

DIGITAL INTERFACE

Test Pattern Packet Format

The AD4855 offers a test pattern data output option that can be used to validate the CMOS or LVDS conversion data output bus operation. To enable this mode, set the TEST_PAT bit (Bit 2) to 1 in the [Packet Format Register](#page-62-0) register. When the test pattern data output is enabled, the channel and status packet data formats shown in Figure 72 are available. Select from these packet options using the PACKET SIZE bits (Bits[1:0]) in the [Packet Format Reg](#page-62-0)[ister](#page-62-0) register. The channel packet data in this mode are defined by the data in the CHx_TESTPAT registers, shown in Table 19. In their default state, the CHx_TESTPAT registers contain a channel number identification in the most-significant nibble followed by a fixed pattern of 0xACE3C2A. Update these registers to match the test patterns required by the application. The status packet contains a 16-bit CRC computed for all data in the eight channel packets and the ninth status packet.

1COVERS CHANNEL 0 TO CHANNEL 7 DATA PACKETS + STATUS PACKET

Figure 72. Channel and Status Packet Data Formats with Test Pattern Output Enabled (TEST_PAT = 1)

SPI REGISTER CONFIGURATION BUS

The SPI register configuration bus allows the digital host to read from and write to the AD4855 memory map registers. This bus is independent of the CMOS or LVDS conversion data output buses.

On device power up or global reset, the SPI register configuration bus defaults to 3-wire operation, consisting of the CSCK pin, the CSDIO pin, and the CS pin. The 4-wire mode can be enabled by setting the CSDO EN bit (Bit 4) to 1 in the [SPI Configuration](#page-53-0) [A Register](#page-53-0) register. The 4-wire mode SPI serial data is output on the CSDO line by default, but it can be output on the SDO0 lane by setting the CSDO ON SDO0 bit (Bit 0) to 1 in the [SPI](#page-58-0) [Configuration D Register](#page-58-0) register.

A basic SPI frame begins with a \overline{CS} falling edge, followed by a 16-bit instruction phase and variable-length data phase, and terminates with a $\overline{\text{CS}}$ rising edge. Input data on the CSDIO lane is latched on the CSCK line rising edges while data is shifted out on the CSDIO lane (3-wire mode) or the CSDO line (4-wire mode) on the CSCK falling edges. Data is aligned at the MSB first for all SPI transactions.

Instruction Phase

Every SPI frame begins with a CS falling edge immediately followed by an instruction phase. The instruction phase consists of a read or write (R/\overline{W}) bit followed by a 15-bit register address word. Set the R/\overline{W} bit high to initiate a read instruction or low to initiate a write instruction, as shown in Figure 73 and [Figure 74.](#page-47-0) The register address word specifies the address of the register to be accessed.

Two instruction modes are supported by the AD4855. In streaming instruction mode, multiple contiguous addresses can be accessed during a variable-length data phase, which ends with a $\overline{\text{CS}}$ rising

edge (see [Streaming Instruction Mode](#page-48-0) section). In nonstreaming instruction mode, each instruction is followed by a single-byte (plus optional CRC byte) data phase, providing access to a single address per instruction (see the [Nonstreaming Instruction Mode](#page-48-0) section). In this mode, multiple instruction and data phase pairs can be provided in a single SPI frame.

Data Phase

During the data phase, register data is shifted out on the CSDIO line (3-wire mode) or the CSDO line (4-wire mode) on the CSCK line falling edge for register reads. Register data is latched in on the CSDIO line on the CSCK line rising edge for register writes. Register contents are updated as each complete byte is received during register writes. If SPI bus CRC checking is enabled, the registers are only updated if a valid CRC checksum byte is received following each data byte (see the [SPI Bus CRC Checking](#page-48-0) section).

3-Wire SPI Operation

On device power up or after a global reset, the SPI register configuration bus defaults to 3-wire operation, consisting of the CSCK pin, the CSDIO pin, and the \overline{CS} pin. The timing diagrams shown in Figure 73 illustrate single-byte SPI read and write transactions in this operation mode.

During write transactions, the CSDIO pin functions as a serial data input during both the instruction and data phases. During read transactions, the CSDIO pin functions as a serial data input during the instruction phase and a serial data output during the data phase. The transition from input to output occurs after the last CSCK rising edge of the instruction phase. By using 3-wire mode, only three digital lines are required to be routed between the AD4855 and the digital host.

Figure 73. 3-Wire SPI Register Configuration Bus Frame

4-Wire SPI Operation

To enable 4-wire operation of the SPI register configuration bus, set the CSDO_EN bit (Bit 4) to 1 in the [SPI Configuration A Register](#page-53-0) register. In 4-wire mode, SPI serial data is output on the CSDO pin by default (see Figure 74); however, it can be optionally output on the SDO0 pin by setting the CSDO_ON_SDO0 bit (Bit 0) to 1 in the

[SPI Configuration D Register](#page-58-0) register. The latter option reduces the number of data lines required between the AD4855 and the host controller. In 4-wire bus operation, the CSDIO pin always functions as a serial data input, and either the CSDO pin or the SDO0 pin functions as the serial data output.

*Figure 74. 4***‐***Wire SPI Register Configuration Bus Frame*

Streaming Instruction Mode

When the INST_MODE bit (Bit 7) in the [SPI Configuration B](#page-54-0) [Register](#page-54-0) is set to 0, streaming mode is enabled. In streaming mode, only one instruction phase (see the [Instruction Phase](#page-46-0) section) is accepted per SPI frame and is followed by multiple data phases (see the [Data Phase](#page-46-0) section), one per register being accessed.

The register address being read from or written to is automatically incremented (ADDR_DIR bit high, Bit 5 of the [SPI Configuration](#page-53-0) [A Register](#page-53-0)) or decremented (ADDR_DIR bit low, Bit 5 of the [SPI](#page-53-0) [Configuration A Register\)](#page-53-0) after each data phase. Streaming mode enables efficient access to large, contiguous register addresses of the AD4855 memory map and is enabled by default.

If the ascending address option is selected, the address automatically increments the number of times defined by the LOOP_SIZE bits (Bits[7:0] in the [Loop Configuration A Register\)](#page-56-0). If the address reaches 0xB9, it then continues from Address 0x00 on the subsequent byte access.

If the descending address option is selected, the address automatically decrements the number of times defined by LOOP SIZE bits (Bits[7:0] in the [Loop Configuration A Register\)](#page-56-0). If the address reaches 0x00, it then continues from Address 0xB9 on the subsequent byte access.

By default, the LOOP_SIZE bits (Bits[7:0] in the [Loop Configuration](#page-56-0) [A Register](#page-56-0)) reset to 0 at every rising edge of the CS pin; therefore, a user-set value only persists for one SPI frame. If persistent looping is required, set KEEP_LOOP_SIZE bit (Bit 2 in the [Loop](#page-57-0) [Configuration B Register\)](#page-57-0) to 1.

There is only one instruction phase per frame in streaming mode; therefore, all SPI transactions in a given SPI frame are either all reads or all writes.

Nonstreaming Instruction Mode

When the INST MODE bit (Bit 7 in the [SPI Configuration B Regis](#page-54-0)[ter](#page-54-0) register) is set to 1, nonstreaming instruction mode is selected. In nonstreaming instruction mode, one or more SPI transactions can be provided in a single SPI frame. Each transaction includes an instruction phase to specify whether a read or write is being performed, and which address is being accessed. Nonstreaming instruction mode allows the digital host to quickly read from and write to registers with nonadjacent register addresses in a single SPI frame, as opposed to streaming mode, which allows exclusively reading from or writing to registers with adjacent addresses in an SPI frame.

SPI Bus CRC Checking

The AD4855 register bus data includes optional error checking based on an 8-bit CRC. When the CRC is enabled, an 8-bit checksum code is appended to the data phase of the read or write transaction for each register. The value of the checksum is calculated from the data read or written, allowing the AD4855 and the digital host to detect if data corruption has occurred. If the checksum does not match the corresponding register data, the register read or write is considered invalid.

Use the following CRC polynomial to calculate the checksums:

$$
x^8 + x^2 + x + 1 \tag{6}
$$

The initial value for the CRC calculation is 0xA5 in all transactions.

The AD4855 has programmable user registers that are used to configure the device and monitor its state. These registers can be accessed using the SPI register configuration bus (see the [SPI Register Configuration Bus](#page-46-0) section). Table 20 gives an overview of the full AD4855 register map and the bit fields contained in each single-byte register. Any register address that is not specified in this table is reserved. The [Register Details](#page-53-0) section describes each register in more detail. The register details for Channel 0 are described, but the descriptions apply to all subsequent channel registers, Channel 1 through Channel 7. The reset state shows the default state of registers and bit fields after device reset. The access mode specifies whether bits are read-only (R), read or write (R/W), or read or write one to clear (R/W1C).

Table 20. Register Summary

Table 20. Register Summary (Continued)

Table 20. Register Summary (Continued)

Table 20. Register Summary (Continued)

SPI CONFIGURATION A REGISTER

Table 21. Bit Descriptions for SPI_CONFIG_A

Figure 75. Address: 0x00, Reset: 0x00, Name: SPI_CONFIG_A

SPI CONFIGURATION B REGISTER

Figure 76. Address: 0x01, Reset: 0x00, Name: SPI_CONFIG_B

Table 22. Bit Descriptions for SPI_CONFIG_B

DEVICE CONFIGURATION REGISTER

Figure 77. Address: 0x02, Reset: 0xF0, Name: DEVICE_CONFIG

Table 23. Bit Descriptions for DEVICE_CONFIG

DEVICE TYPE REGISTER

Figure 78. Address: 0x03, Reset: 0x07, Name: DEVICE_TYPE

Table 24. Bit Descriptions for DEVICE_TYPE

PRODUCT ID LOW REGISTER

 $[7:0]$ PRODUCT_ID $[7:0]$ (R)

Figure 79. Address: 0x04, Reset: 0x63, Name: PRODUCT_ID_L

PRODUCT ID HIGH REGISTER

[7:0] PRODUCT_ID[15:8] (R)

Figure 80. Address: 0x05, Reset: 0x00, Name: PRODUCT_ID_H

DEVICE GRADE REGISTER

[7:4] DEVICE_GRADE (R) [3:0] DEVICE_REVISION (R)

Figure 81. Address: 0x06, Reset: 0x00, Name: DEVICE_GRADE

SCRATCH PAD REGISTER

[7:0] SCRATCH_VALUE (R/W)

Figure 82. Address: 0x0A, Reset: 0x00, Name: SCRATCH_PAD

Table 28. Bit Descriptions for SCRATCH_PAD

SPI REVISION REGISTER

Figure 83. Address: 0x0B, Reset: 0x83, Name: SPI_REVISION

Table 29. Bit Descriptions for SPI_REVISION

VENDOR ID LOW REGISTER

[7:0] VENDOR_ID[7:0] (R)

Figure 84. Address: 0x0C, Reset: 0x56, Name: VENDOR_ID_L

Table 30. Bit Descriptions for VENDOR_ID_L

VENDOR ID HIGH REGISTER

[7:0] VENDOR_ID[15:8] (R)

Figure 85. Address: 0x0D, Reset: 0x04, Name: VENDOR_ID_H

Table 31. Bit Descriptions for VENDOR_ID_H

LOOP CONFIGURATION A REGISTER

Figure 86. Address: 0x0E, Reset: 0x00, Name: LOOP_CONFIG_A

Table 32. Bit Descriptions for LOOP_CONFIG_A

Table 32. Bit Descriptions for LOOP_CONFIG_A (Continued)

LOOP CONFIGURATION B REGISTER

Figure 87. Address: 0x0F, Reset: 0x00, Name: LOOP_CONFIG_B

Table 33. Bit Descriptions for LOOP_CONFIG_B

SPI CONFIGURATION C REGISTER

Figure 88. Address: 0x10, Reset: 0x03, Name: SPI_CONFIG_C

Table 34. Bit Descriptions for SPI_CONFIG_C

SPI STATUS REGISTER

Figure 89. Address: 0x11, Reset: 0x00, Name: SPI_STATUS

Table 35. Bit Descriptions for SPI_STATUS

SPI CONFIGURATION D REGISTER

Figure 90. Address: 0x14, Reset: 0x00, Name: SPI_CONFIG_D

Table 36. Bit Descriptions for SPI_CONFIG_D

DEVICE STATUS REGISTER

Figure 91. Address: 0x20, Reset: 0x40, Name: DEVICE_STATUS

Table 37. Bit Descriptions for DEVICE_STATUS

CHANNEL OVERRANGE STATUS REGISTER

Figure 92. Address: 0x21, Reset: 0x00, Name: CH_OR_STATUS

Table 38. Bit Descriptions for CH_OR_STATUS **Bits Bit Name Description Reset Access** 7 CH7_OR_FLAG Channel 7 Overrange Flag. This flag is set to 1 when a conversion result on Channel 7 exceeds the overrange limit set in the CH7_OR register. 0x0 R/W1C 6 CH6 OR FLAG Channel 6 Overrange Flag. This flag is set to 1 when a conversion result on Channel 6 exceeds the overrange limit set in the CH6_OR register. 0x0 R/W1C 5 CH5 OR FLAG Channel 5 Overrange Flag. This flag is set to 1 when a conversion result on Channel 5 exceeds the overrange limit set in the CH5_OR register. 0x0 R/W1C 4 CH4 OR FLAG Channel 4 Overrange Flag. This flag is set to 1 when a conversion result on Channel 4 exceeds the overrange limit set in the CH4_OR register. 0x0 R/W1C 3 CH3_OR_FLAG Channel 3 Overrange Flag. This flag is set to 1 when a conversion result on Channel 3 exceeds the overrange limit set in the CH3_OR register. 0x0 R/W1C 2 CH2_OR_FLAG Channel 2 Overrange Flag. This flag is set to 1 when a conversion result on Channel 2 exceeds the overrange limit set in the CH2_OR register. 0x0 R/W1C 1 CH1 OR FLAG Channel 1 Overrange Flag. This flag is set to 1 when a conversion result on Channel 1 exceeds the overrange limit set in the CH1_OR register. 0x0 R/W1C 0 CHO_OR_FLAG Channel 0 Overrange Flag. This flag is set to 1 when a conversion result on Channel 0 exceeds the overrange limit set in the CH0_OR register. 0x0 R/W1C

CHANNEL UNDERRANGE STATUS REGISTER

Figure 93. Address: 0x22, Reset: 0x00, Name: CH_UR_STATUS

Table 39. Bit Descriptions for CH_UR_STATUS

Table 39. Bit Descriptions for CH_UR_STATUS (Continued)

REGISTER MAP CRC

0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 2 3 4 5 6 7 8 15 14 13 12 11 10 9

[15:0] REGMAP_CRC (R/W)

Figure 94. Address: 0x23 to Address: 0x24, Reset: 0x0000, Name: REGMAP_CRC

Table 40. Bit Descriptions for REGMAP_CRC

DEVICE CONTROL REGISTER

Figure 95. Address: 0x25, Reset: 0x11, Name: DEVICE_CTRL

Table 41. Bit Descriptions for DEVICE_CTRL **Bits Bit Name Description Reset Access** 7 TEST CRCS Test CRC Engines. Set to 1 while running conversions to introduce a simulated bit error into the FUSE CRC and REGMAP CRC engines. To validate CRC engine functionality, verify that both the FUSE_CRC_FLAG bit (Bit 5) and the REGMAP_CRC_FLAG bit (Bit 4) in the [Device Status](#page-59-0) [Register](#page-59-0) register are set to 1. $0x0$ R/W [6:5] | RESERVED | Reserved. | 0x0 | R 4 LVDS_TERM LVDS Termination Enable. Set to 1 to enable the internal termination resistor on LVDS input pairs. $0x1$ R/W

Table 41. Bit Descriptions for DEVICE_CTRL (Continued)

PACKET FORMAT REGISTER

Figure 96. Address: 0x26, Reset: 0x01, Name: PACKET

Table 42. Bit Descriptions for PACKET

OVERSAMPLE CONTROL REGISTER

Figure 97. Address: 0x27, Reset: 0x00, Name: OVERSAMPLE

Table 43. Bit Descriptions for OVERSAMPLE

Table 43. Bit Descriptions for OVERSAMPLE (Continued)

SEAMLESS HIGH DYNAMIC RANGE REGISTER

Table 44. Bit Descriptions for SEAMLESS_HDR

CHANNEL SLEEP REGISTER

Table 45. Bit Descriptions for CH_SLEEP **Bits Bit Name Description Reset Access** The CH7 SLEEP Channel 7 Sleep. Set to 1 to sleep channel, saving power. Channel ignores conversion requests. $0x0$ R/W 6 CH6 SLEEP Channel 6 Sleep. Set to 1 to sleep channel, saving power. Channel ignores conversion requests. 0x0 R/W 5 CH5 SLEEP Channel 5 Sleep. Set to 1 to sleep channel, saving power. Channel ignores conversion requests. $0x0$ R/W 4 CH4_SLEEP Channel 4 Sleep. Set to 1 to sleep channel, saving power. Channel ignores conversion requests. 0x0 R/W 3 CH3 SLEEP Channel 3 Sleep. Set to 1 to sleep channel, saving power. Channel ignores conversion requests. $0x0$ R/W 2 CH2_SLEEP Channel 2 Sleep. Set to 1 to sleep channel, saving power. Channel ignores conversion requests. $0x0$ R/W 1 CH1 SLEEP Channel 1 Sleep. Set to 1 to sleep channel, saving power. Channel ignores conversion requests. $0x0$ R/W 0 CHO SLEEP Channel 0 Sleep. Set to 1 to sleep channel, saving power. Channel ignores conversion requests. $0x0$ R/W

CHANNEL 0 SOFTSPAN REGISTER

Figure 100. Address: 0x2A, Reset: 0x0F, Name: CH0_SOFTSPAN

Table 46. Bit Descriptions for CH0_SOFTSPAN

CHANNEL 0 OFFSET REGISTER

Figure 101. Address: 0x2B to Address: 0x2D, Reset: 0x000000, Name: CH0_OFFSET

Table 47. Bit Descriptions for CH0_OFFSET

CHANNEL 0 GAIN REGISTER

[15:0] CH0_GAIN (R/W)

Figure 102. Address: 0x2E to Address: 0x2F, Reset: 0x8000, Name: CH0_GAIN

Table 48. Bit Descriptions for CH0_GAIN

CHANNEL 0 PHASE REGISTER

0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **[15:0] CH0_PHASE (R/W)**

Figure 103. Address: 0x30 to Address: 0x31, Reset: 0x0000, Name: CH0_PHASE

Table 49. Bit Descriptions for CH0_PHASE

CHANNEL 0 OVERRANGE LIMIT REGISTER

Figure 104. Address: 0x32 to Address 0x34, Reset: 0x7FFF00, Name: CH0_OR

Table 50. Bit Descriptions for CH0_OR **Bits Bit Name Description Reset Access** [23:8] CHO_OR[15:0] Channel 0 Overrange Limit. If any conversion result on Channel 0 is larger than this 16-bit signed digital overrange threshold value, the CH0_OR_FLAG bit (Bit 0) in the [Channel Overrange Status Register](#page-60-0) is set to 1. 0x7FFF R/W [7:0] RESERVED Reserved. 0x0 R

CHANNEL 0 UNDERRANGE LIMIT REGISTER

Figure 105. Address: 0x35 to Address 0x37, Reset: 0x800000, Name: CH0_UR

Table 51. Bit Descriptions for CH0_UR

CHANNEL 0 TEST PATTERN REGISTER

[31:0] CH0_TESTPAT (R/W)

Figure 106. Address: 0x38 to Address:0x3B, Reset: 0x0ACE3C2A, Name: CH0_TESTPAT

Table 52. Bit Descriptions for CH0_TESTPAT

OUTLINE DIMENSIONS

Figure 107. 64-Ball BGA Package 7 mm × 7 mm × 1.42 mm (05-08-7086) Dimensions shown in millimeters

Updated: November 17, 2023

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

EVALUATION BOARD

 $1 Z =$ RoHS Compliant Part.

² The EVAL-AD4857FMCZ evaluation board can be used to evaluate the AD4855.

