DataSheetAll » Manufacturer » Linear Technology » LTC2268-12 Datasheet
LTC2268-12 Datasheet

LTC2268-12 Datasheet

12-Bit, 125Msps Low Power Dual ADCs
Part No.: LTC2268-12
Page: 32 Pages
Size: 1061 KB
Manufacturer: Linear Technology
Logo:
Views: 1
Update Time: 2024-11-27 10:44:17
DataSheet: Download

LTC2268-12 Datasheet Applicable Part

Part No. Packing SPQ Marking MSL Pins Temp Range Package Description Buy
LTC2268CUJ-12#PBF Tube 61 LTC2268UJ-12 1 40 0°C ~70°C 40-Lead (6mm × 6mm) Plastic QFN  
LTC2268CUJ-12#TRPBF Reel 2000 LTC2268UJ-12 1 40 0°C ~70°C 40-Lead (6mm × 6mm) Plastic QFN  
LTC2268CUJ-12#TRMPBF Reel 500 LTC2268UJ-12 1 40 0°C ~70°C 40-Lead (6mm × 6mm) Plastic QFN  
LTC2268IUJ-12#PBF Tube 61 LTC2268UJ-12 1 40 -40°C ~85°C 40-Lead (6mm × 6mm) Plastic QFN  
LTC2268IUJ-12#TRPBF Reel 2000 LTC2268UJ-12 1 40 -40°C ~85°C 40-Lead (6mm × 6mm) Plastic QFN  
LTC2268IUJ-12#TRMPBF Reel 500 LTC2268UJ-12 1 40 -40°C ~85°C 40-Lead (6mm × 6mm) Plastic QFN  
SPQ:Standard Pack Quantity;MSL:Moisture Sensitivity Level

LTC2268-12 Datasheet(PDF)

LTC2268-12 Datasheet(Picture)

LTC2268-12 Features

  • 2-Channel Simultaneous Sampling ADC
  • 70.6dB SNR
  • 88dB SFDR
  • Low Power: 292mW/238mW/200mW Total, 146mW/119mW/100mW per Channel
  • Single 1.8V Supply
  • Serial LVDS Outputs: 1 or 2 Bits per Channel
  • Selectable Input Ranges: 1VP-P to 2VP-P
  • 800MHz Full Power Bandwidth S/H
  • Shutdown and Nap Modes
  • Serial SPI Port for Configuration
  • Pin Compatible 14-Bit and 12-Bit Versions
  • 40-Pin (6mm × 6mm) QFN Package

LTC2268-12 Applications

  • Communications
  • Cellular Base Stations
  • Software Defined Radios
  • Portable Medical Imaging
  • Multichannel Data Acquisition
  • Nondestructive Testing

LTC2268-12 Description

The LTC2268-12 are 2-channel, simultaneous sampling 12-bit A/D converters designed for digitizing high frequency, wide dynamic range signals. They are perfect for demanding communications applications with AC performance that includes 70.6dB SNR and 88dB spurious free dynamic range (SFDR). Ultralow jitter of 0.15psRMS allows undersampling of IF frequencies with excellent noise performance.

DC specs include ±0.3LSB INL (typ), ±0.1LSB DNL (typ) and no missing codes over temperature. The transition noise is a low 0.3LSBRMS.

The digital outputs are serial LVDS to minimize the number of data lines. Each channel outputs two bits at a time (2-lane mode). At lower sampling rates there is a one bit per channel option (1-lane mode). The LVDS drivers have optional internal termination and adjustable output levels to ensure clean signal integrity.

The ENC+ and ENC inputs may be driven differentially or single-ended with a sine wave, PECL, LVDS, TTL, or CMOS inputs. An internal clock duty cycle stabilizer allows high performance at full speed for a wide range of clock duty cycles.

LTC2268-12 Datasheet Related Parts

About DataSheetAll|Contact Us|Privacy Policy|Manufacturer List|Sitemap|XML|TXT
CopyRight © 2024 DataSheetAll(datasheetall.com)