DataSheetAll » Manufacturer » Linear Technology » LTC2184 Datasheet
LTC2184 Datasheet

LTC2184 Datasheet

16-Bit, 105Msps Low Power Dual ADCs
Part No.: LTC2184
Page: 36 Pages
Size: 749 KB
Manufacturer: Linear Technology
Logo:
Views: 1
Update Time: 2023-10-16 09:47:08
DataSheet: Download

LTC2184 Datasheet Applicable Part

Part No. Packing SPQ Marking MSL Pins Temp Range Package Description Buy
LTC2184CUP#PBF Tube 40 LTC2184UP 1 64 0°C ~ 70°C 64-Lead (9mm × 9mm) Plastic QFN  
LTC2184CUP#TRPBF Reel 2000 LTC2184UP 1 64 0°C ~ 70°C 64-Lead (9mm × 9mm) Plastic QFN  
LTC2184CUP#TRMPBF Reel 500 LTC2184UP 1 64 0°C ~ 70°C 64-Lead (9mm × 9mm) Plastic QFN  
LTC2184IUP#PBF Tube 40 LTC2184UP 1 64 -40°C ~ 85°C 64-Lead (9mm × 9mm) Plastic QFN  
LTC2184IUP#TRPBF Reel 2000 LTC2184UP 1 64 -40°C ~ 85°C 64-Lead (9mm × 9mm) Plastic QFN  
LTC2184IUP#TRMPBF Reel 500 LTC2184UP 1 64 -40°C ~ 85°C 64-Lead (9mm × 9mm) Plastic QFN  
SPQ:Standard Pack Quantity;MSL:Moisture Sensitivity Level

LTC2184 Datasheet(PDF)

LTC2184 Datasheet(Picture)

LTC2184 Features

  • Two-Channel Simultaneously Sampling ADC
  • 76.8dB SNR
  • 90dB SFDR
  • Low Power: 370mW/308mW/200mW Total 185mW/154mW/100mW per Channel
  • Single 1.8V Supply
  • CMOS, DDR CMOS, or DDR LVDS Outputs
  • Selectable Input Ranges: 1VP-P to 2VP-P
  • 550MHz Full Power Bandwidth S/H
  • Optional Data Output Randomizer
  • Optional Clock Duty Cycle Stabilizer
  • Shutdown and Nap Modes
  • Serial SPI Port for Configuration
  • 64-Pin (9mm × 9mm) QFN Package

LTC2184 Applications

  • Communications
  • Cellular Base Stations
  • Software Defined Radios
  • Portable Medical Imaging
  • Multi-Channel Data Acquisition
  • Nondestructive Testing

LTC2184 Description

The LTC2184 is two-channel simultaneous sampling 16-bit A/D converters designed for digitizing high frequency, wide dynamic range signals. They are perfect for demanding communications applications with AC performance that includes 76.8dB SNR and 90dB spurious free dynamic range (SFDR). Ultralow jitter of 0.07psRMS allows undersampling of IF frequencies with excellent noise performance.

DC specs include ±2LSB INL (typ), ±0.5LSB DNL (typ) and no missing codes over temperature. The transition noise is 3.4LSBRMS.

The digital outputs can be either full rate CMOS, Double Data Rate CMOS, or Double Data Rate LVDS. A separate output power supply allows the CMOS output swing to range from 1.2V to 1.8V.

The ENC+ and ENC inputs may be driven differentially or single-ended with a sine wave, PECL, LVDS, TTL, or CMOS inputs. An optional clock duty cycle stabilizer allows high performance at full speed for a wide range of clock duty cycles.

LTC2184 Datasheet Related Parts

About DataSheetAll|Contact Us|Privacy Policy|Manufacturer List|Sitemap|XML|TXT
CopyRight © 2024 DataSheetAll(datasheetall.com)